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SECTION 1
INTRODUCTION AND OVERALL PROGRAM SUMMARY
1. INTRODUCTION
This Final Engineering Report documents the overall activity and history of the
work performed by Motorola, Inc., Government Electronics Division, Scottsdale,
Arizona for the Goddard Space Flight Center, Greenbelt, Maryland, under NASA
Contract No. NAS5-23163. The report is submitted in accordance with the requirements
of Specifications S-562-P-24 (Rev. 2) and covers the period from October 1972 to
February 1974.
1. 1 PROGRAM SUMMARY
The work performed under the subject contract entailed the construction and
testing of a 4096 word by 18 bit random access, NDRO Plated Wire Memory for use in
conjunction with a Spacecraft Input/Output Unit and Central Processing Unit.
The primary design parameters, in order of importance, were high reliability,
low power, volume and weight. Two memory units, Serial No. 101 and 102, were
delivered.
1.2 RESULTS ATTAINED
The memory units were subjected to comprehensive functional and environmental
testing at the end-item level to verify conformance with the specified requirements.
Contract modifications were necessary in some areas, either to relax the require-
ments or to redefine noncritical parameters. All such modifications were relatively
insignificant, with the possible exception of system weight and operating power con-
sumption.
A comparison of the memory units most significant physical and performance char-
acteristics versus the specified requirements is shown in Table I.
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Table I. Memory Performance Vs. Specified Requirements
Contract
Characteristic Reference Specified Measured
Volume S-562-P-24 (Rev. 2) 160 in3  159.45 in3
Weight S-562-P-24 (Rev. 2) 6 Lbs 6. 25 ibs.
Mod. 3 (7-24-73) 6.5 lbs
Power (Operate) S-562-P-24 (Rev. 2) 6 watts 6.68 watts (102)
Mod. 3 (7-24-73) 7 watts 6.29 watts (101)
Power (Standby) S-562-P-24 (Rev. 2) 170 milliwatts 130. 8 mW (102)
127.6 mW (101)
Voltage Tolerance S-562-P-24 (Rev. 2) :h5% on all ±5% on all
Operating Rate S-562-P-24 (Rev. 2) 500 kHz
Mod. 2 (3-16-73) 600 kHz >600 kHz
Access Time S-562-P-24 (Rev. 2) 500 nanoseconds < 500 nanoseconds
Operating Temp. S-562-P-24 (Rev. 2) -400C to +85 0 C Tested from .
-400C to +85 0 C
Operating Vacuum S-562-P-24 (Rev. 2) One Atm. to
10-6 mm Hg.
Mod. 3 (7-24-73) One Atm. to Tested from one
10- 5 mm Hg. Atm. to 10- 5 mm
(Modified for Hg,
test purposes)
Operating Vibration S-562-P-24 (Rev. 2) Sinusoidal:
5-25 Hz, 0.5
in DA 25-110
Hz, 15 g
Peak
110-2000 Hz,
7.5g Peak
Two Octaves/
Minute
Random:
15 Hz, 0. 01g 2 /
Hz
15-70 Hz,
Linear In-
crease
70-100 Hz,
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Table I. Memory Performance vs. Specified Requirements (Contd)
Contract
Characteristic Reference Specified Measured
Operating Vibration 0. 31g2 /Hz
(Contd) 100-400 Hz.
Linear De-
crease
400-2000 Hz,
0.02g2/Hz
Two Min./
Axis
Mod. 4(7-24-73) Sinusoidal: Tested at
5-25 Hz, Mod. 4 levels
0. 33 in DA
25-110 Hz,
10g Peak
110-2000 Hz,
5g Peak
Two Octaves/
Minute
Random:
15 Hz,
.0004g 2 /Hz
15-70 Hz,
Linear In-
crease
70-100 Hz,
.138g /Hz
100-400 Hz,
Linear De-
crease
400-2000 Hz,
.0089g /Hz
Operating Shock S-562-P-24 (Rev. 2) Two Shock Tested at
Pulses of specified levels.
30g for 6 and
12 milliseconds
in three direc-
tions.
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SECTION 2
HISTORICAL PROGRAM SUMMARY
2. PROGRAM HISTORY
The design, construction and test history, as related to the hardware requirements
of this contract, is summarized in this section. The summarization is in chronological
order from date of contract award to date of final delivery of the memory units. Design
activity began on both units on 5 October 1972.
2.1 SERIAL NUMBER 101
Assembly was completed and testing began in April 1973. An analysis of the test
results indicated that design problems were limited to the performance of the
memory at voltage and temperature extremes. The unit worked over much of the de-
sign range and it was jointly decided (GSFC TWX 4 June 1973) to deliver the unit to
GSFC for temporary use while the problems were analyzed and corrected in S/N
102. The unit was shipped to GSFC in June after temperature tests only. After GSFC
received S/N 102, S/N 101 was returned to Motorola in August 1973 for modification
and test. S/N 101 was modified with all design changes made as a result of S/N 102
testing. The unit was acceptance tested and shipped to GSFC on 7 November 1973.
The memory was again returned to Motorola on January 16, 1974 . To be modified
to correct the very low repetition rate problem discovered in S/N 102. Modification
to correct the problem was completed, and the memory was tested and shipped on
February 15, 1974.
2.2 SERIAL NUMBER 102
Assembly was completed and testing began in May 1973. During the Y-axis sine
vibration test, on 6/21/73, bit errors were noted at 20 Hz, 130 Hz and 408 Hz. The
unit was removed from the housing and inspected, thereby revealing broken pins on
the word drive interconnect. Analysis indicated that the interconnect was too rigid to
allow for deflection at the center of the electronics and plane boards.
Rigidity in the horizontal direction was reduced by cutting the printed circuit board
and completing the connections with stranded, teflon insulated wire. Relative motion
between the horizontal connectors is accommodated through the flexible wiring. (See
Figure 2.) The unit was then retested at 8. 4 G rms with no problems.
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As a result of the design analysis and testing results, several design changes and
performance modifications were requested and approved by GSFC (TWX dated 26 July
1973). These included the addition of Mu-metal shielding, change of interconnect
board design as described, decrease of negative supply voltage from -6.9 Vdc to
-6. 1 Vdc, increase in allowable operating power to 7 watts and allowable weight to
6.5 pounds, and reduction of vacuum specification from 10-6 mmHg to 10- 5 mmHg.
S/N 102 passed the acceptance tests and was shipped on 7/30/73.
At GSFC it was discovered that S/N 102 exhibited repeatable bit errors when
operated with a low repetition rate initiate pulse. The unit was returned to Motorola
on 8/21/73 where the problem was verified. It was determined that during final check-
out this problem was not adequately tested. Checkout procedures were modified to
fully exercise the memory.
Several design changes were made to correct the low repetition rate problem and
provide more consistent memory operation. These changes included word selection
circuitry bias and restore timing changes, addition of power supply decoupling capaci-
tors on the digit drivers, and grounding methods in the memory stack. On 10/15/73,
S/N 102 completed an abbreviated AT (per GSFC TWX dated 9/14/73) and was shipped
to GSFC.
GSFC discovered a very low repetition rate problem (about 0.3 Hz) and returned
the memory to Motorola on December 4, 1973. Analysis indicated that the voltage at
the collectors of the Level 1 select transistors when both the Level 1 and Level 2
select transistors had been off for several hundred milliseconds, tended to rise to the
+5 volt supply voltage due to leakage currents through the reversed biased base-emit-
ter junctions of the Level 2 select transistors (see Figure 13).
Upon selection of particular Level 1 and Level 2 select transistor, the base-emitter
capacitance couples a negative voltage pulse onto the Level 2 select lines. This neg-
ative pulse turns on unwanted Level 2 select transistors, robbing current from the
addressed word line and allowing current to flow down unselected word lines. This
causes a net differential signal at the sense amplifier inputs which can be of the wrong
polarity, resulting in an error.
The problem was solved by providing a leakage path to ground from the Level 1
collector point to prevent that point from rising above ground potential. This was
accomplished by adding sixty-four 10k ohm, 1/8 watt, carbon composition resistors;
four on each side of each of eight memory planes; three by lap soldering one end of
each resistor to a word select flat pack pin or PC board track and the other end of
each resistor to a plated - through hole in the memory plane ground layer; one by
soldering one end as above and lap soldering the other end to a ground pad. (See
Memory Plane Assembly 01-P13720D included as an insert at the back of this report.)
All resistors were bonded to the PC board. A modified acceptance test was performed
and the memory was returned to GSFC on January 18, 1974.
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SECTION 3
TECHNICAL DESCRIPTION
3. DESCRIPTION
The memory unit is shown in Figures 1 and 2. They are identified as Motorola Part
Number 01-P13701D001. Serial Numbers 101 and 102.
3.1 SYSTEM CONFIGURATION
Motorola Drawing Numbers 01-P13701D, 15-P13703D, and 15-13702D (included in
the engineering drawing package submitted to GSFC) completely define the end-item
package in terms of size, mounting pattern, finish, etc. Drawing 69-P13705D,
Interconnection Diagram, is included as an insert at the back of this report. The
weight of the delivered unit was 6.25 pounds.
3.2 ELECTRICAL INTERFACE
Connectors J1 and J2 are Deutsch, Type 75020-442P, as modified and supplied by
GSFC. The total memory interface is comprised of the following (Refer to Figure 3
Memory System Electrical Interface).
1. 18 Input Data Lines (to memory)
2. 16 Input Address Lines (to memory)
3. 18 Output Data Lines (from memory)
4. 1 Initiate Line (to memory)
5. 1 Read/Write Select Line (to memory)
6. 1 Read Complete Line (from memory)
7. 2 Thermistor Sensor Lines (from memory)
8. 7 Lines for -6. I1V (to memory - all lines common internally)
9. 5 Lines for +5. OV (to memory - all lines common internally)
10. 12 Lines for Power and Signal Return (all lines common internally)
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Figure 3. Memory System Electrical Interface
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The connector pin designations are as given in Table II.
All signal inputs and outputs are to, or from, TTL Series 54 Standard logic devices.
All inputs present one unit load. There is no internal loading on any of the output sig-
nal lines. The 18 data output lines and the read complete line are driven from open
collector logic elements whose output transistor is normally in the OFF state.
The electrical interface characteristics of the delivered unit are as follows. On all
signal inputs, a logic ONE is defined as the most positive voltage level, with respect
to the return. On all signal outputs, a logic ONE is defined as the high impedance state.
All time relationships are defined from the 50 percent points of the respective signals.
Transition times (where applicable) are as specified for TTL Series 54 Standard
logic with loading as applied. Stability is defined as being above the minimum logic
ONE level or below the maximum logic ZERO level.
Memory Capacity: 4096 words of 18 bits each (73,728 bits total).
Access: Random by word via 12-bit input address. Also provides for addressing
by memory unit via four-bit bank address. All bank address bits must be at a
logic ONE for .access.
Access Time: 350 nanoseconds, maximum, from leading edge of Initiate signal.
Read Cycle Time: 1.20 microseconds, maximum, from leading edge of Initiate
signal.
Write Cycle Time: 1. 00 microseconds, maximum, from leading edge of Initiate
signal.
Operate Rate: 0 to 600k operations per second, minimum, with any read/write
ratio.
Initiate Signal: Active level = logic ONE. Minimum pulse width = 50 nanoseconds.
Maximum pulse width = 550 nanoseconds.
Read/Write Select: Read = logic ONE. Write = logic ZERO. Must be stable from
leading edge of Initiate signal to end of read or write cycle.
Bank Address Lines: Must be stable from leading edge of Initiate pulse to end of
Read or Write cycle.
Word Address Lines: Must be stable from leading edge of Initiate to end of cycle
time.
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Table II. External Connector Pin Assignments
Pin No. Function Pin No. Function
J1-1A Address Bit 20 J2-1A Data Input Bit 20
-1B Address Bit 21 -1B Data Input Bit 
21
-1C Address Bit 22 -1C Data Input Bit 22
-1D Address Bit 23  -1D Data Input Bit 23
-1E Address Bit 2 -1E Data Input Bit 2
-1F Address Bit 25  -1F Data Input Bit 25
-1G Address Bit 26 -1G Data Input Bit 26
-1H Return -1H Data Input Bit 27
-1J Read/Write Control -1J Data Input Bit 28
-1K Return -1K Data Input 
Bit 29
-1L Return -1KL Data Input 
Bit 210
-1M Return -1M Data Input Bit 211
-1N Initiate Command -iN Data Input Bit 212
-1P Not Assigned -lP Data Input Bit 213
-2A Address Bit 27 -2A Data Input Bit 214
-2B Address Bit 28  -2B Data Input Bit 215
-2C Address Bit 2 -2C Data Input Bit 216
-2D Address Bit 210 -2D Data Input Bit 217
-2E Address Bit 211 -2E Data Output Bit 20
-2F Bank Address Bit 0 -2F Data Output Bit 21
-2G Bank Address Bit 1 -2G Data Output Bit 2
2
-2H -6.1V -2H Data Output Bit 23
-2J -6.1V -2J Data Output Bit 24
-2K -6.1V -2K Data Output Bit 2
5
-2L -6. IV -2L Data Output Bit 2
6
-2M -6.1V -2M Data Output Bit 2
7
-2N -6.1V -2N Data Output Bit 28
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Table II. External Connector Pin Assignments (Contd)
Pin No. Function Pin No. Function
J1-2P -6. 1V J2-2P Data Output Bit 2
-3A Bank Address Bit 2 -3A Data Output Bit 
210
-3B Bank Address Bit 3 -3B Data Output 
Bit 211
-3C +5.OV -3C Data Output Bit 212
13
-3D +5.OV -3D Data Output Bit 2
-3E +5.0V -3E Data Output Bit 214
-3F +5.OV -3F Data Output Bit 2 15
-3G +5.OV -3G Data Output Bit 
216
-3H Thermistor -3H Data Output Bit 217
-3J Thermistor -3J Return
-3K Read Complete -3K Return
-3L Return -3L Return
-3M Return -3M Return
-3N Not Assigned -3N Return
-3P Not Assigned -3P Return
Input Date Lines: For write operations, must be stable from leading edge of
Initiate to end of cycle time. For read operations, may be any level within
TTL logic limits.
Read Complete Line: Presents high impedance (20k minimum) in quiescent state.
Goes active (i. e. low impedance) at end of access time (maximum of 350 nano-
seconds following leading edge of Initiate signal). Remains at active level for
minimum of 250 nanoseconds and maximum of 450 nanoseconds. Will sink
minimum of 10 mA at 0. 3V in active state.
Data Output Lines: Presents high impedance state (20k minimum) in quiescent state.
Goes active (i.e. low impedance) maximum of 30 nanoseconds following leading
edge of Read Complete signal and remains active for minimum of 150 nanoseconds
following trailing edge of Read Complete signal and maximum of 750 nanoseconds.
Will sink minimum of 10 mA at 0. 3 V in active state.
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3.2.1 Power Source Requirements
The memory unit operates from power sources of +5. OV and -6. 1V. Requirements
imposed on these power sources by the memory are as follow (all measurements made
at connector terminals):
+5. OV:
Regulation: ±5%
Average Standby Current: 13.1 mA, worst-case.
Average Operate Current: 840 mA, worst-case at operate rate of 500k operations
per second and read/write ratio of one.
Transient Demands: 50 mA, maximum, during cycle time.
Standby Power: 68.8 milliwatts maximum at +5.25V.
Operate Power: 4.41 watts, maximum, at +5. 25V and at operate rate of 500 kHz
with a read/write ratio of one.
-6. 1V:
Regulation: ±5%
Average Standby Current: 10.9 mA, worst-case.
Average Operate Current: 355 mA, worst-case at operate rate of 500k operations
per second and read/write ratio of one.
Transient Demands: 60 mA, maximum, during cycle time.
Standby Power: 69.8 milliwatts, maximum, at -6.40 volts.
Operate Power: 2.27 watts, maximum, at -6.40 volts and at operate rate of 500
kHz with read/write ratio of one.
3.2.2 Thermistor Characteristics
The thermistor is mounted at the approximate center of the unit. It is a YSI Type
44006 precision element with a nominal impedance of 10k ohms at +250C. The re-
sistance versus temperature characteristic is given in Table III.
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Table III. Thermistor Resistance Versus Temperature
RESISTANCE VERSUS TEMPERATURE -80'C to + 150C
TEMPOC RES TEMPoC RES TEMPOC RES TEMPOC RES TEMPOC RES TEMPOC RES TEMPOC RES TEMPOC RES
-80 3558K -50 441.3K -20 78.91K +10 18.79K +40 5592 +70 1990 +100 816.8 1-130 376.4
79 3296K 49 414.5K 19 74.91K 11 17.98K 41 5389 71 1928 101 794.6 131 367.4
78 3055K 48 389.4K 18 71.13K 12 17.22K 42 5193 72 1868 102 773.1 132 358.7
77 2833K 47 366.0K 17 67.57K 13 16.49K 43 5006 73 1810 103 752.3 133 350.3
76 2629K 46 344.1K 16 64.20K 14 15.79K 44 4827 74 1754 104 732.1 134 342.0
75 2440K 45 323.7K 15 61.02K 15 15.13K 45 4655 75 1700 105 712.6 135 334.0
74 2266K 44 304.6K 14 58.01K 16 14.50K 46 4489 76 1648 106 693.6 136 326.3
73 2106K 43 286.7K 13 55.17K 17 13.90K 47 4331 77 1598 107 675.3 137 318.7
72 1957K 42 270.0K 12 52.48K 18 13.33K 48 4179 78 1549 108 657.5 138 311.3
71 1821K 41 254.4K 11 49.94K 19 12.79K 49 4033 79 1503 109 640.3 139 304.2
-70 1694K -40 239.8K -10 47.54K +20 12.26K +50 3893 +80 1458 +110 623.5 1-140 297.2
69 1577K 39 226.0K 9 45.27K 21 11.77K 51 3758 81 1414 Ill 607.3 141 290.4
68 1469K 38 213.2K 8 43.11K 22 11.29K 52 3629 82 1372 112 591.6 142 283.8
67 1369K 37 201.1K 7 41.07K 23 10.84K 53 3504 83 1332 113 576.4 143 277.4
66 1276K 36 189.8K 6 39.14K 24 10.41K 54 3385 84 1293 114 561.6. 144 271.2
65 1190K 35 179.2K 5 37.31K 25 10.00K 55 3270 85 1255 115 547.3 145 265.1
64 11I1K 34 169.3K 4 35.57K 26 9605 56 3160 86 1218 116 533.4 146 259.2
63 1037K 33 160.0K 3 33.93K 27 9227 57 3054 87 1183 117 519.9 147 253.4
62 968.4 K 32 151.2K 2 32.37K 28 8867 58 2952 88 1149 118 506.8 148 247.8
61 904.9K 31 143.0K - 1 30.89K 29 8523 59 2854 89 1116 119 494.1 149 242.3
-60 845.9K -30 135.2K 0 29.49K +30 8194 +60 2760 +90 1084 +120 481.8 4150 237.0
59 791.1K 29 127.9K + 1 28.15K 31 7880 61 2669 91 1053 121 469.8
58 740.2K 28 121.1K 2 26.89K 32 7579 62 2582 92 1023 122 458.2
57 692.8K 27 114.6K 3 25.69K 33 7291 63 2497 93 994.2 123 446.9
56 648.8K 26 108.6K 4 24.55K 34 7016 64 2417 94 966.3 124 435.9
55 607.8K 25 102.9K 5 23.46K 35 6752 65 2339 95 939.3 125 425.3
54 569.6K 24 97.49K 6 22.43K 36 6500 66 2264 96 913.2 126 414.9
53 534.1K 23 92.43K 7 21.45K 37 6258 67 2191 97 887.9 127 404.9
52 501.0K 22 87.66K 8 20.52K 38 6026 68 2122 98 863.4 128 395.1
51 470.1K 21 83.16K 9 19.63K +39 5805 69 2055 99 839.7 129 385.6
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3.3 FUNCTIONAL DESCRIPTION
3. 3. 1 Memory Organization
The memory is organized into 1024 memory words of 72 bits each (expandable to 96
bits). Each memory word therefore comprises four 18-bit external data words. Figure
4 is a block diagram of the memory organization. The memory stack itself is packaged
on eight identical printed wiring, glass-epoxy substrates, with 128 two-turn word lines
on each board, for a total of 1024.
Each word line wraps twice around 144 plated wires, with the corresponding wires
in each of the eight boards connected in series. At the far end, each pair of adjacent
wires is shorted together, forming seventy-two pairs, with each pair traversing be-
tween all 1024 word lines. The opposite ends of each pair terminate at the input of a
differential sense amplifier. The outputs of a bi-directional digit driver current source
is also connected to each pair of wires at the same end as the sense terminations. A
specific bit storage location is formed at the crossover points of a particular word
line and a pair of plated wires.
Using two wires for each bit storage (i. e., two crossovers) allows a differential
implementation for information sensing, virtually eliminating common-mode noise
problems and increasing the signal outputs at any given word current level, thus per-
mitting operation at lower word currents than would have been required with a single
crossover-per-bit implementation.
A memory word consists of the 72 bits under a single word line on a particular
memory stack board. A particular data word address uniquely locates an 18-bit data
word by identifying a word line and a group of 18 sense amplifier channels or 18 digit
driver current sources.
The only electronics packaged as part of the memory stack is associated with word
line selection. The rest of the electronics is packaged on three similar board assemblies.
3. 3. 2 Word-Line Selection and Drive
Figures 5 and 6 show the word current selection and drive method. Word line
addressing is accomplished through a two-level tree of transistor switches. The first
level steers the word current to one of 64 unique areas of the stack. The second level
steers the word current into one of 16 word lines in the particular word group addressed
through the first level. Both levels are packaged on the memory stack boards.
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The data word address is decoded in the sequencer, using SNC 5445 Binary-to-Decimal
Decoders. Address bits 22, 23 and 26 through 29 are decoded into 1-of-64 and identify
the word group. Bits 20, 21, 24 and 25 are decoded into 1-of-16 and identify the word line
within a group. Bits 210 and 211 identify a particular data word location (1-of-4) along
the addressed word line. The apparent anomaly in sequence of the bits allocated for
identification of word group and word line is a result of test considerations. With the
switching matrix implementation used in the system, the address bit allocation defined
above will identify adjacent word lines across a plane when the address sequences in
a straight binary code.
Since only one end of each word line is actively switched (with the opposite end returned
to ground) only the addressed word-line has any voltage applied to it (with reference to the
quiescent level). Thus, current flow in the stack resulting from charge transfer to/from
stray capacitance is minimized and stack charge "restoration" is not necessary. The
resulting design is significantly less complex, faster and more noise-free.
A transformer is used for coupling between the word current generator and the word line
selection matrix to negate the need for a third, high-voltage power input. The transformer
also provides some additional measure of noise reduction.
3. 3. 3 Control and Sequencing
The memory design does not use a discrete internal clock. Instead, memory sequences
are generated from a series of programmable delays. A diagram of the sequencer logic is
shown in Figure 7. Each delay is programmable, independent of any other delay. (The
actual programming is accomplished by selection of discrete component values). Thus,
timing sequences can be optimized for performance and power consumption.
Power to all but a minimum of control logic is switched off between memory cycles. The
delay circuit is designed to come up in a normalized state when power is applied.
When an Initiate signal occurs, the power switch is turned on. If the signal is of longer
duration than delay r A (approximately 35 nanoseconds), then the Initiate Override signal is
actuated, locking the memory in the operate mode until the read or write cycle is completed.
Power to the digit drivers, sense amplifiers and associated logic is also controlled
through the sequencer. The corresponding power switches are physically located on
the digit electronics board assemblies.
Delays TB through TE are activated for a write cycle. Delays 7B and TD set the
width of the two phases of digit current and rC sets the separation between the two
phases. Delay TE controls the duration of the word current. The 01 and 02 digit
current controls for one of the four possible data words are activated, depending
on the states of address bits 210 and 211.
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Figure 7. Sequencer, Logic Diagram
Delays TF through TI are activated during a read cycle. Delay rF starts the word
current after power start-up transients have had an opportunity to dissipate. A pick-
off from the word current level is delayed by rG and used as the read strobe, which
clocks the sense amplifier outputs into the output data buffer register. Delays 7H
and TI set the duration of the read complete and the post-read data hold periods,
respectively.
3.3.4 Write Operation
The memory timing for a write cycle is shown in Figure 8. For proper operation,
the address, data and read/write control signals must be stable prior to the leading
edge of the initiate command and must remain stable until the write cycle has been
completed.
When an initiate command pulse occurs in the presence of a low (or ground) level
on the read/write control line, power to the sequencer and to the write electronics
is turned on. A low impedance path is connected from the word current generator to
a particular word line (through the word line selection matrix) as identified by address
bits 20 through 29. A group of 18 digit driver current sources is then energized for
01 current. The particular current sources are identified by address bits 210 and 211.
The polarity of current (i. e. direction along the plated wire element) from any current
source is controlled by the logic level of the data input to that current source. The 
€ 1
digit current is then terminated and 52 current enabled. The two phases are of equal
amplitude and duration. This balanced current implementation precludes any hysteresis
build-up due to an unequal history of data "one" and "zero" writes.
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Figure 8. System Timing, Write Operation
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The word current generator is energized early enough that the terminating tran-
sition of the word current can be made to occur during the time when 02 digit current
is at full amplitude. Data is "written into" the wire when the word current terminates
in the presence of digit current.
At the end of the 02 digit current, the write cycle is complete and internal system
power is turned off. A write cycle, from the leading edge of the initiate command to
turn-off of system power, requires approximately 750 nanoseconds.
3.3.5 Read Operation
The memory timing for a read cycle is shown in Figure 9. For proper operation,
the address and read/write control lines must be stable prior to the leading edge of
the initiate command and must remain stable until completion of the read cycle.
When the initiate command pulse occurs in coincidence with a high level on the
read/write control line, power to the sequencer and the read electronics is turned on.
A low impedance path is again connected to the addressed word line through the word
line selection matrix. A group of 18 sense amplifier channels are selected, as identi-
fied by address bits 210 and 211.
After any transients generated in the sense amplifiers have had a chance to settle
out, the word current generator is energized. Signals are induced in the plated wires
during the word current transients and are amplified by the sense amplifiers. The
leading edge transient of the word current is controlled to effect the widest useable
"window" in the sense amplifier output. The amplifier outputs are used as steering
inputs to buffer storage registers. The polarity depends on the state of the information
previously "written into" the plated wire.
The information "read out" during the turn-on transient of the word current is clocked
into the the buffer register by the strobe. The strobe is generated by a level detector in the
current generator. This minimizes possible uncertainties in strobe position.
The read-complete signal is initiated when the data is clocked into the buffer register.
It is maintained for a minimum of 250 nanoseconds and a maximum of 450 nanoseconds.
Output data is maintained in the buffer register for at least 150 nanoseconds after termination
of the read complete signal. At the end of this time the read cycle is complete and internal
power is switched off.
The data and read complete sources are Series 54 open collector logic elements. A
low impedance (i.e. output transistor on) denotes the active level for the read complete
line and a logic zero on the data lines. The only time the low impedance condition will exist
on a data line is during the actual read-out (per Figure 2-9) of a bit 0.
3.4 ELECTRICAL PARTS
High-Rel, screened parts were used in construction of the memory.
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Figure 9. System Timing, Read Operation
3.4.1 Logic Circuits
Series 54 TTL integrated circuit logic elements were used throughout the memory. These
were procured per vendor High-Rel specification SNC which is MIL-STD-883, Class B.
3.4.2 Discrete Parts
Two types of established reliability resistors were used in the memory; the RCRXXG
Composition and the RNR55C metal film. Both types were procured to S failure-rate levels.
Three types of capacitors were used; the CSR13 style, established reliability tantalum
with failure rate of R or lower, the CKR05 and 06 style, established reliability ceramic with
failure rate of R or lower, and the CM series mica per MIL-C-5/18 with additional screen-
ing for DWV and IR. Only JANTX transistors and diodes were used in construction of the
memory.
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3.4.3 Transformer
A single rf transformer was used in the memory for coupling the word current from the
generator to the memory stack. The transformer was fabricated in-house to the require-
ments of MIL-C-15305, Type LT6K, with temperature cycling per MIL-STD-202, Method
102, Condition C, except 10 cycles at -55oC.
3.4.4 Hybrid Circuits
Six different hybrids are used in the memory. These are custom circuits manufactured
in-house and screened to meet the requirements of this program. Each of these circuits is
described briefly in the following paragraphs.
3.4.4.1 Delay Circuit
The delay circuit is shown, functionally, in Figure 10. Only the high-to-low tran-
sition at the input is delayed at the output, with both the true and complement outputs
available. The delay is adjustable from a minimum of approximately 25 nanoseconds to a
maximum of several microseconds.
3.4.4.2 Word Current Generator
The word current generator is shown in Figure 11. It consists, basically, of a con-
trolled current source for which the turn-on slope and the amplitude are programmable
by selection of external, discrete components. The current is gated on and off by an external
enable signal. Input voltages are monitored and the word current is inhibited if voltage(s)
is below a level at which the memory will operate properly.
There is also a level detector on the current output from which a trigger is developed for
sampling the sense amplifier outputs during a read operation.
3.4.4.3 Word-Line Selection Circuits
The word line selection circuits are shown in Figures 12 and 13. A particular switch
is closed by grounding the corresponding selection input. The first and second level switches
are packaged together. A particular package contains one first level switch and two banks
of four second level switches each. Each of four second level selection inputs controls one
switch in each bank. A single selection input controls the first level switch. The pin-outs
are configured so that a first level switch can be connected to a second level bank in a
different package, as well as to a bank in its own package.
3.4.4.4 Sense Amplifier
The four-channel sense amplifier (MC 1544) is shown in Figure 14. The input
terminating resistors are external to the package.
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3.4.4.5 Digit Driver
The digit driver is shown in Figure 15. Basically, it consists of two current sources
with steering such that, depending on the logic inputs, one of the sources may be enabled
to conduct current through the load in a particular direction. The T1 and T2 inputs denote
successive time periods for the two opposite phases of digit current. The D and D inputs
denote the true and complement levels of an input data bit. If D is true, then current will
flow in the direction indicated during T1 and in the opposite direction during T2. The current
flow would be opposite if D were true.
3.4.4.6 Power Switches
Two types of power switches are used in the memory. One type provides two independently
controlled logic level (i.e., +5.0 V) outputs from the primary +5 V input. The other type
provides two sets of +5. 0 V and -6. 1 V outputs from the corresponding inputs. Each set is
controlled independently. The switches themselves consume no power when in the OFF
state. The switches perform no regulation. They are shown functionally in Figures 16
and 17.
3.5 MECHANICAL DESIGN
3. 5. 1 Stack Design
The plated wire memory stack used in the LP RASM used a standard Motorola plane design
for spaceborne memories developed to high reliability, quality assurance, and workmanship
standards. The primary design goal of the stack was simplicity of fabrication combined with
high reliability. The number of solder joints and plated through holes are minimized to
accomplish this end. The stack consists of eight planes arranged and interconnected to meet
the specific requirements of the LP RASM. Specific details of stack construction are des-
cribed below.
The tunnel structure, the heart of the memory plane, contains the word lines and the
plated wire which stores the bits of data. The plated wires are installed in 0. 007 diameter
tunnels on 0. 025 centers in a polymide-FEP tunnel matt. The tunnel matt is constructed
by forming the FEP (between the polyimide film) around dummy wires at controlled
temperature, pressure and wire tension. After complete assembly processing the dummy
wires are removed and the plated wire is installed in the tunnel.
Word lines of etched copper on glass epoxy board are laminated to each side of the tunnel
matt so that they are perpendicular to the tunnels (plated wire). The word lines are double
turn (twice around the wires per line). Their mechanical configuration is 0. 010 wide
conductor, an intervening 0. 005 space and another 0. 010 conductor, all on repetitive 0. 050
centers. Plated-thru holes at each end of the tunnel matt creates the double turn word lines.
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Each carrier structure contains 64 word lines and 100 bit lines (Plated wire tunnel pairs).
To provide the desired storage capacity for the LP RASM only 72 tunnel pairs are pop-
ulated (plated wire installed).
Keepers, of high magnetic permeability and processed with extreme care, are
bonded to the outer surface of the glass epoxy board which support the word lines to con-
tain the word line field and shield against external magnetic fields. The tunnel matt and
word lines are carefully fabricated and then laminated into a subassembly using multilayer
printed wiring board techniques. The keepers are then laminated using similar techniques.
A cross section of the tunnel structure is shown in Figure 18.
The memory plane is fabricated by laminating two tunnel structures to each side of a
motherboard. The motherboard is a two-sided printed wiring board which has a ground
plane laminated in the center. The input and return for the matrix is tracked to the edge
of the board where pc board interconnect is used to interface with the plane. Two tunnel
structures per plane provide 128 word x 72 bit capacity. Installation of the 8 word-drive
flat packs per side, by lap soldering, completes the memory plane subassembly. Memory
plane construction is shown in Figure 19.
The memory stack consists of eight memory planes electrically and mechanically
integrated into one unit to provide 1024 words x 72 bits of storage. The digit lines of each
plane are interconnected with flat flexible circuitry bonded to the motherboard which permits
the stack to be opened as necessary during assembly and rework. The plated wire is formed
like a "hairpin" and installed into the top and bottom carrier structure (similar to a
trombone slide). The two ends of the plated wire are lap soldered directly to the conductor
of the interconnecting flex cable. This approach for installing the plated wire minimizes
the number of solder joints required while providing the required stress relief.
PC board interconnect with miniature connectors (see Figure 2) is used to interconnect
common word drive signals from plane to plane and carry all digit and word signals to the
electronics. The use of printed circuitry interconnect provides controlled impedance and
line characteristics. The connectors allow the stack to be connected/disconnected from the
electronics with minimum effort.
32
FILLER
STRIP
UEEPERI ADHESIVE
WORD
STRAP
TUNNEL MAT
THRU HOLES
Figure 18. Tunnel Structure Construction
GROUND
WORD SELECT HYBRID PLANE
i r --. TUNNEL
STRUCTURE
MOTHER
BOARD
Figure 19. Memory Plane Construction
During assembly, spacers are installed at each tie-down location on the planes to precisely
position the planes relative to each other in the stack. The tie-downs are located to provide
maximum stability under dynamic conditions.
3. 5. 2 System Packaging
The 4k x 18 bit Low Power Random Access Spacecraft Memory developed by Motorola
consisted of a 1k by 72 plated wire stack, two digit drive/sense electronics boards and a
timing/control/word drive board, all contained in an aluminum housing.
The concept of stacking the electronics boards in the same manner as the planes was
used in the complete memory package. The timing/control/word drive board is located on
top of the plated wire stack while the two digit drive/sense boards are located below the
plated wire stack. This arrangement eliminates interference between signals as the digit
line interconnects leave the plated wire stack in one direction while the word lines go
the other direction.
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The size of the memory plane (i. e., number of word lines, digit lines, required structural
mounting and word drive matrix area) determine the "plan view" size of the system package.
The basic plane size is 8.05" long x 4.38" wide and contains 6 tie-down screws. The
electronics boards have the same mounting tie-down locations and length as the plane but
are 5.0" wide.
Mechanically, each of the electronic boards are essentially identical. Each consists of
a printed wiring board to which flat pack integrated circuits (Motorola plated wire hybrids
or conventional logic) are lap soldered and a few discrete components are mounted. The
digit boards contain the digit drivers, sense amplifiers, data input buffers and data output
registers. The third board contains the timing and control logic and the transistor word
drive select electronics.
After the boards are assembled, a thin conformal coating is applied to the board
assembly. This coating provides protection in a high humidity environment, protection
against shorting across components and a vibration damping effect on the boards. This pro-
vides an encapsulated assembly that is easily disassembled for servicing or repair.
Flat flexible cable is used for interconnecting between board assemblies. The flex
interconnect is arranged so the plated wire stack and printed wiring boards can be
assembled in the system stack (described previously) or opened out to provide access for
testing or troubleshooting of the boards, the stack or the system. The connection to the
external connector is a conventional hard wire harness.
The plated wire stack and electronics boards are assembled by stacking them into a single
unit and installing them in a housing. Spacers are provided between the boards and the stack
at the tie down locations to position them with respect to each other. Six special high strength
screws pass through the spacers and secure the system in the housing.
The system assembly is contained in a single protective housing which was machined
from aluminum. The memory housing is 8.6" long x 6.3" wide x 2.9" high (exclusive of
mounting flanges and connectors) establishing a volume of 157 cubic inches. The system has
a total weight of 6.25 pounds.
3.5.3 Materials
Motorola's basic memory system design uses materials that meet the requirements of
high reliability spaceborne hardware, particularly in the area of environment, outgassing
and compatibility with other materials in the spacecraft. Materials are used that were
approved on the Mariner '71 subsystems which Motorola designed and fabricated and have
since been proven by the success of the mission. The use of any material is dependent not
only on the material but also on its receiving the proper processing and cure. This factor
was considered in the assembly procedures and processes used to fabricate the memory
system.
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All of the material used in the LP RASM were submitted to the Chemistry and Physics
Section of the Engineering Physics Division at GSFC for review and approval. From the
preliminary design, some alternate materials were recommended and some changes in cure
cycles were suggested. If data was not readily available on a material it was tested by the
C&P Section to insure it met all requirements.
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SECTION 4
TESTING
4. GENERAL
Comprehensive testing was performed on the memory and its components at the
piece part level and at each level of assembly. The formal test documents for tests
performed at the stack and system levels are included as appendices.
4.1 SYSTEM LEVEL TESTING
Acceptance tests were conducted at the system level. Acceptance testing included
complete functional tests at temperature extremes of +850 C and -40 0 C. The
Acceptance Test Procedure and Test Data Records are included as Appendix I.
Acceptance Tests (except at high and low temperatures) were repeated after environ-
mental testing.
Environmental testing consisted of both sine and random vibration, shock and altitude
(to 10 - 5 mm Hg). The memory unit was continuously exercised during all environmental
testing.
4.2 MEMORY STACK TESTING
A 100 percent on-line test was performed on the plated-wire during manufacture
under relatively severe test patterns and word/digit current variations.
In addition to the on-line wire test, the memory stack was subjected to compre-
hensive, worst-case tests, over temperature, at the stack level using an EH8500 com-
puter controlled stack tester. These tests were performed in accordance with a formal
stack test procedure, which is included as Appendix II. The procedure is quite
definitive, however, and some explanation is probably in order relative to the test
pattern shown in Figure 8 (page 13 of the test procedure).
The first three horizontal rows relate to word current in the word line correspond-
ing to the particular bit under test and word currents in the two word lines immediately
adjacent (i. e., left adjacent bit and right adjacent bit). The fourth row relates to digit
current in the plated-wire corresponding to the particular bit under test.
The vertical columns relate to successive time slots, left-to-right except that, as
indicated in the row labeled NO. OF CYCLES, the first group of three time slots is
cycled through 103 times before stepping to the fourth time slot.
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IWD identifies a maximum, or disturb, word current level. IWW and IWR identify
a minimum word current level, which is worst-case for writing and reading in the
bit-under-test. IDD1 and IDD2 identify maximum, or disturb, bipolar digit current
levels. IDW1 and IDW2 identify minimum levels of the bipolar digit currents. These
are worst-case for writing in the word-under-test.
During the first three time slots, information of a particular polarity is "hard-
written" (i. e., under maximum word and digit current levels) into the bit-under-test
and its two adjacent bits along the same plated-wire. This is done 1000 times and
constitutes adverse history.
The opposite polarity information is then "soft-written" one time in the bit-under-
test and then immediately read out, again with minimum word current. The resulting
wire output represents an "undisturbed" condition (i. e., with no intervening activity
at adjacent bit locations).
The next four program steps are cycled through a total of 10, 000 times. During the
first time slot, information opposite to that stored in the bit-under-test is written
into one of the adjacent bits under conditions of worst-case maximum word and digit
current levels. In the second time slot, maximum-level word current is pulsed
through the word line corresponding to the bit-under-test. The same two steps are
then repeated, only with reference to the other adjacent bit.
During the final time period, the bit-under-test is again read and compared to
preset limits, using worst-case minimum word current.
Any wire which did not meet a minimum output level requirement of 4. 5 millivolts,
over temperature, was replaced. This amounted to a total of 56 wire pairs. There is
a total of 576 wire pairs (72 pairs per plane times 8 planes) in the stack. The replace-
ment incidence therefore represented less than 10 percent, which is well within
normal expectations.
4.3 HYBRID CIRCUIT SCREENING
All hybrid microcircuits used in the memory were subjected to extensive, 100
percent screening to criteria based on MIL-STD-883 criteria. In addition to compre-
hensive electrical tests at temperature extremes, these tests included precap visual
inspection, centrifuge, operational vibration, stabilization bake, thermal cycling,
power aging and leak testing.
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1. SCOPE
This procedure and the test data sheet (12-P11216B) define the
unit acceptance requirements for the Low Power Random Access
Spacecraft Memory, Motorola Part No, 01-P13701D, 
manufactured
under Contract No. NAS 5-23163.
2. REFERENCE INFORMATION
2.1 SPECIFICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory.
12-PI3721D Test Data Record
12-P11173B Motorola Plated Wire Memory Tester
Operating Manual,
2.2 DEFINITIONS
1 UP position on DATA and ADDRESS
switches. DATA and ADDRESS lamps ON
0 DOWN position on DATA and ADDRESS
switches. DATA and ADDRESS lamps
OFF
Tester Motorola Plated Wire Memory Tester
MSB Most Significant Bit
LSB Least Significant Bit
Error Lamps Lamp ON indicates ERROR present.
I'OTOROLA IN C. SIZE CODE IDENT NO. 
DWG NO.
Government Electronics Division A 94990 12-P13722D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEET 3
3. TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS
3.1 TEST EQUIPMENT
The calibrated test equipment listed below, or its equivalent,
will be required to perform this test procedure. Any equipment
used as an equivalent to that listed below shall be recorded
in the data sheet.
STANDARD TEST EQUIPMENT
MANUFACTURERtS RANGE &
ITEM MANUFACTURER MODEL. OR TYPE .ACCURACY
DC Milliammeter Hewlett Packard 428B 0-10 Amp.
Oscilloscope Tektronix 585 50ns/cm ,
Scope Plug-In Tektronix 82 Tr 1. 5ns
Digital Voltmeter Hewlett-Packard 3440A Accuracy + .05%
of reading
Counter CMC. 727BN 0.1% + 1/2 LSB
DC Multifunction Hewlett-Packard 3444A 0-999.9 ma.
Unit 0-9.999 megohms
Oven. Wyle CO-106-1800 -100F to +5000F
Power Supplies Precision Design Inc 5015-A 0-50V, 1.5 Amp.
Power Supplies Precision Design Inc 5015-S 0-50V, 1.5 Amp.
Pulse Generator EH 139B 10Hz to 50MHz
Wo rTO lR A N. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13722D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEET 4
A
NON-STANDARD TEST EQUIPMENT
(YO CALIBRATION REQUIRED)
Motorola Plated Wire Memory Tester 01-P11170BOO00
NOTE: The Motorola Plated Wire Memory Tester supplies inputs
to the memory under test from SN5400 series logic and
presents a single unit load of SN5400 logic 
on the
memory output lines.
Motorola Tester Interface Box T-5909
NOTE: The Interface Box puts a 51 ohm resistor in 
series with
all of the signals going to the memory and provides a
1K..pull up resistor to.signals coming back from 
.the
memory.
ENVIRONMENTAL TEST EQUIPMENT
ITEM MANUFACTURER MODEL NO.
Vibration LING 275
Tester
Vacuum Chamber NRC 2707
Shock Tester MRL 2424
Vibration MOT -
Test Fixture
3.2 TEST CONDITIONS
Unless otherwise specified all tests shall be performed 
under
the following conditions.
3.2.1 Power Supply Voltage
The unit specified to be tested shall operate from the following
DC source voltages: +5.OV + 5%
-6. TV + 5%
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3.2.2 Ambient Temperature
The unit shall be tested in a laboratory area having a tempera-
ture of .25 - 100  8F
3.2.3 Ambient Humidity
Normal laboratory ambient, not to exceed 90%.
3.2.4 Ambient Atmospheric Pressure
Normal laboratory ambient.
3.2.5 Stabilization Period
The test equipment shall not be used to conduct tests until after
a minimum warm-up period of 15 minutes.
4. TEST SCHEDULE
The testing to be performed on each memory unit is as follows:
1. Physical Characteristics (Weight and Dimensions).
2, Comprehensive Initial Functional Tests.
3. Operational Tests at Temperature Extremes.
4. Operational Vacuum Tests
5. Operational Vibration Tests
6. Operational Shock Tests
7. Final Functional Tests
Tests 3 through 6 may be performed in any sequence.
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B. TEST RECORDS
5.1 TEST LOG
The Test Log shall be used to record the history of the memory,
starting from the first system test. The log shall 
reference
all testing, rework and idle time for the particular memory
unit.
.5.2 DATA RECORD
All test results bhall be recorded in the Test Data Record,
Motorola Document No. 12-P13721D.
6. PHYSICAL CHARACTERISTICS
6.1 WEIGHT
Place the LP RASM on the scale and read and record, in 
the data
sheet, the weight of the memory, in pounds.
6.2 DIMENSIONS
Measure and record, in the data sheet, the outside dimensions
as shown in Figure 1. Compute and record, in the data sheet,
the memory volume by multiplying dimension W by dimension H by
dimension D. (V = W X H X D).
7. INITIAL FUNCTIONAL TESTS
S7,1 INTERCONNECT ION
At the Interface Box, set memory power to OFF. Connect the
unit under test as shown in Figure 2, except that the Interface
Box will not be connected to the Plated Wire Memory Tester. The
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connections are all labeled on the Interface Box.
Turn the coarse voltage controls fully counterclockwise and
turn on power to all electrical test equipment.
Using the scope, adjust the Pulse Generator for +3 + 0.1V
positive pulses of 450 + 10 nanosecond duration (at the 50 per-
cent points) at a 500 + 1.0 KHz rep rate. (Use the counter
to adjust the rep rate). The pulse generator output must be
terminated in 50 ohms and connected to the tester when making
these adjustments.
Normal precaution shall be taken to ensure that the equipment is
not dropped or damaged in any way while it is being handled, or
while the connectors are being engaged.
7.2 PRELIMINARY CONTROL SETTINGS
Set the Tester and Interface Box controls as follows and main-
tain these control settings unless otherwise directed in the
individual tests.
CONTROL SETTING
TESTER
BD1-BD4(24 Switches) No. 0 Down
all Other Up
Tape Reader Power Light Off
Run-Off-Rewind Switch OFF
Tester Power Light On
Address Switches Down
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CONTROL SETT ING
TESTER (Cont.)
Data Switches Down
READ/WRITE WRITE
Word Length 24
READ 1/ READ 7 Switch READ 1
Address Pattern SEQ.
Data Pattern MAN
Frequency EXT.
INTERFACE BOX
Memory Select Switches All 2.4V
Input Current Switch GND
Output Pullup Resistor GND
WC Switch OFF
Initiate Pulse Switch GND
WC2 Switch OFF
Memory Power OFF
7.3 INITIAL POWER SUPPLY CONDITIONS
Using the DVM, adjust the three supplies as follows:
+5V to Interface Box: +5.OV + 0.1V
+5V to Memory: +5.0 + 0.1V
-6.1V to Memory: -6.J + 0.1V
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Set the meter selection switches to measure current and leave
them in this position. Disconnect the output side of all three
power supplies from the Interface Box.
All subsequcnt mention of +5V in the procedure refers to memory
power unless otherwise specified.
7.4 CHASSIS ISOLATION
Using the digital ohmmeter verify that the impedance between the
memory chassis and ground test point on the interface box is
> 9 megohoms. Record the results in the Data Sheet.
7.5 INPUT SIGNAL LOADING
7.5.1 Connect the two +5V supplies to the Interface Box. (If the
Interface Box supply overloads, reset it by turning its power
off and back on).
7.15.2 Remove the jumper wire from the INT PULSE test point. Connect
the digital ammeter between the INT PULSE and INT PULSE SW
test points. Momentarily turn the MEMORY POWER switch to ON
and measure and record the current. Set the INT PULSE switch to
the +2.4V position. Momentarily set the memory power switch
to ON and again measure and record the current. Disconnect the
ammeter and connect the jumper wire between the INT PULSE and INT
PULSE SW test points.
7.5.3 Replace the jumper from the MEMORY SELECT 1 test point to the
MEMORY SELECT 1 SWITCH test point with the digital ammeter.
Momentarily set MEMORY POWER to ON and measure and record the
current. Set the MEMORY SELECT 1 SWITCH to the GND position.
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Momentarily set MEMORY POWER to ON and measure 
and record the
current.
Disconnect the ammeter and replace the jumper wire. Set the
MEMORY SELECT 1 SWITCH back to the +2.4V position.
7.5.4 Repeat paragraph 7.5.3 for MEMORY SELECT 2, MEMORY SELECT 
3,
and MEMORY SELECT 4.
7.5.5 Connect the ammeter from the READ/WRITE test point 
to the INPUT
CURRENT SWITCH test point. Set the Initiate Pulse 
Switch to
2.4V. Momentarily set the memory power switch to 
ON. Measure
and record the current. Move the INPUT CURRENT SWITCH 
to the
+2.4V position. Momentarily set the MEMORY POWER 
switch to ON
and measure and record the current. Return the INPUT 
CURRENT
SWITCH to the GND position.
7.5.6 Connect the ammeter between the ADDRESS 
BIT 20 and the INPUT CUR-
RENT test points,. Momentarily set the MEMORY POWER 
switch to
the ON position and measure and record the current.
Set the INPUT CURRENT SWITCH to the +2.4V position. Momentarily
set the MEMORY POWER switch to the ON position and measure 
and
record the current. Set the INPUTrCURRENT SWITCH back 
to the
GND position.
Repeat the above two measurements at each of 
the 12 address
bit test points. Connect a jumper between the R/W and GND test
points. Repeat the above two measurements at 
each of the 18 DI
.test points (i.e. with the ammeter conn. between a DI test point
and the INPUT CURRENT test point).
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Verify that the MEMORY POWER switch is OFF. Remove the
jumper from the R/W test point and install the jumper from the
INT PULSE test point back in its original position.
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS.
7.6.1 Connect the Interface Box to the tester. Connect the -6.1V
power supply to the Interface Box. At the tester, depress the
STOP and RESET pushbuttons.
7.6.2 Turn the MEMORY POWER switch ON and push the START button on the
tester. The tester will write a "O" in all data bits in all
4096 addresses one time and stop.
7.6.3 Set the READ/WRITE switch on the tester to the READ position.
Push the tester START button. Using the Dual Trace of the
oscilloscope, measure and record in the data sheet the voltage
at the READ COMPLETE test point 150 ns after the leading edge of
the pulse at the INITIATE PULSE test point. The voltage shall
be-100 my.
(The read complete output for this test and the.data outputs
for the next test are. terminated with a 1K resistor to GND).
7.6.4 Measure and record in the data sheet the voltage at each of
the 18 data output lines that occurs 500 ns after the leading
edge of the Initiate Pulse. The voltage shall be<100 my. Push
the tester stop button. Set the OUTPUT PULLUP RESISTOR switch
to the +5V position.
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7.7 POWER CONSUMPI ION
7.7.1 Using the DVM, tdjuSt thoC +5SV and -6.1V mltUJory pow\'.r tlpIl I I'm
to +5.0 + 0.1V and '-6.1 + 0.1V, respectively. Record the
voltages.
Using the 428B milliammeter, measure and record 
the current
from the +5V memory supply. Compute and record the +5V 
power.
7.7.2 Using the milliammeter, measure and record the current 
to the
-6.1V supply. Compute and record the -6.1V power.
7.7.3 Compute and record the total Memory Idle Power.
7.7.4 Set the ADDRESS PATTERN switch to SEQ. and momentarily depress
the RESET and START buttons. The tester should be cycling
* through memory addresses.
7.7.5 Repeat 7.7.1.
7.7.6 Repeat 7.7.2.
7.7.7 Compute and Record the Total Active Power.
7.8 READ COMPLETE TIMING
7.8.1 Connect the oscilloscope as follows; trigger input 
jack to the
INITIATE PULSE test point, channel A voltage probe to the INITIATE
PULSE test point and the channel B voltage probe to the READ
COMPLETE test point.
7.8.2 Set the DATA PATTERN switch to MAN and the READ/WRITE 
switch
to READ.
7.8.3 Depress and release the RESET button, then the START button.
7.8.4 Synchronize the oscilloscope on the leading edge of the initiate
pulse.
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7.8.5 The read complete pulse shall be a negative pulse 
and
shall be generated 500 nanoseconds maximum after the lead-
ing edge of the initiate pulse and the duration shall 
be
250 ns mini mum and 450 ns maximum. (All timing relation-
ships shall be measured at the 50% points). Record the
pulse delay and duration in the data sheet.
7.8.6 Momentarily depress the STOP button and set the 
READ/WRITE
switch to WRITE. Depress and release the RESET button,
then the START button. Set the READ/WRITE switch to READ
and momentarily depress the START switch.
7.8.7 Connect the scope channel A voltage probe to 
the first
data output line test point (DO-O). The high-to-low transi-
tion on the data output line shall occur prior to (or in
coincidence with) the leading edge of the read complete
pulse. The low-to-high transition of the data output
line shall occur no earlier than 150 nanoseconds following
the trailing edge of the read complete pulse. (All timing
relationships shall bemeasured at the 50 percent points).
Record the results.
7.8.8 Repeat the measurements of 7.8.7 at each of the remaining
17 data output line test points. Record the results.
7.9 SYSTEM FUNCTIONAL TESTS
7.9.1 Depress and release the RESET button. Set the ADDRESS
PATTERN switch to SEQ. Adjust the pulse generator frequency
to 600 + 1.0 KHz.
Set the DATA PATTERN switch to SEQ.
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7,9.2 Dopiv ss and ri.oaso 1l(, START button. The tst.r 
will
then begin cycling throi t h all Imemot'ry lc t tonI . I t iApo~t
to the first address, writes a "0", reads a '"O", 
writes
a "1" and reads a "1" in all bits in that address word,
then steps.to the next address, etc. The tester 
continues
this cycle unless an error occurs,
Test for 10 seconds and record any errors. 
Use the counter
to measure the elapsed test time. Depress the 
STOP button.
7.9.3 Set the READ 1/READ 7 Switch to the READ 
7 position. The
READ 7 mode causes the tester to write a "0", read 
a "0"
seven times, write a "1", and read a "1" seven times in 
each
memory location.
7.9.4 Depress and release the START button. 
The Tester will
continue to cycle unless an error occurs.
Test for 10 seconds and record any errors.
7.9.5 Depress and release the STOP button. 
Set the DATA PATTERN
switch to MAN and the READ/WRITE switch to WRITE. Set 
all
DATA switches to the DOWN position.
7.9.6 Depress and release the RESET button 
and then the START
button.
7.9.7 Set all DATA switches to the UP 
position.
7.9.8 Depress and release the RESET button 
and then the START
button.
7.9.9 Set the READ/WRITE switch to READ. 
Depress and release
the RESET button.
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7.9.10 Depress and release the START button. Test for one minute.
Record any errors.
7.9.11 Depress and release the STOP button.
7.9.12 Set the READ/WRITE switch to WRITE.
7.9.13 Set all DATA switches to the DOWN position. Depress and release
the RESET button.
7.9.14 Depress and release the START button. The memory will cycle
thru all 4096 addresses one time and stop.
7.9.15 Set the READ/WRITE switch to READ. Depress and release the
RESET button.
7.9.16 Depress and release the START button. Run for one minute.' Record
any errors.
7.9.17 Depress and release the STOP button.
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7.10 RANDOM ACCESS CAPABILITY
7.10.1 Set the READ/WRITE switch to WRITE and the ADDRESS PATTERN
switch to MAN.
7.10.2 Select an address at random with the ADDRESS switches.
7.10.3 Set the DATA switches in a random pattern. Depress and release
the RESET button.
7.10.4 Depress and release the START button. The selected data will
be written into the selected address.
7.10.5 Depress and release the Stop button. Set the READ/WRITE switch
to READ.
7.10.6 Depress and release the START button. The data in this address
location will be read out. If an error 
occurs, note this in
the data sheet.
7.10.7 The operator should select 3 other addresses at random,repeating
steps 7.10.2 through 7.10.6 to verify the random access capability.
7.11 NON-VOLATILITY TEST
7.11.1 Set the ADDRESS PATTERN switch to SEQ and the DATA PATTERN switch
to MAN.
7.11.2 Set the DATA switches to a random pattern. Depress and release
the RESET button. Set the READ/WRITE switch to WRITE.
7.11.3 Depress and release the START button. The tester will run
through all 4096 addresses one time and then stop. Set the READ/
WRITE switch to READ.
7.11.4 Turn memory power to OFF.
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7.11.5 Depress and release the RESET button.
7.11.6 Turn memory power to ON.
7.11.7 Depress and release the START button. If any errors occur, record
them on the data sheet. If no errors occur, no words were
disturbed when the power was interrupted.
7.11.8 Depress and release the STOP button.
7.11.9 Repeat 7.11.4 through 7.11.8 four times. Record any errors.
7.1.2 MEMORY SEIECT TEST
7.12.1 Set the ADDRESS PATTERN switch to SEQ and the DATA PATTERN
switch to SEQ.
7.1.2.2 Set the MEMORY SELECT switches to 0000.
7.12.3 Depress and release the RESET button, then the START button.
The tester should indicate an error at the first address.
Record this address on the data sheet.
7.12.4 Repeat 7.12.3 with the memory select switches set to 0001,
0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011,
1100, 1101, and 1110.
7.12.5 Set the MEMORY SELECT switches to 1111.
7.12.6 Set the No. 0 switch on BD1 to the UP position. Depress and
release the RESET button, then the START button. Allow the
tester to run for 10 seconds. Record any errors. Depress and
release the STOP button.
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7.13 WORST CASE PATTERN TEST
7 13. Set the DATA PATTERN switch and the ADDRESS PAT'IVERN IwJtc'h to
WC1. Turn the WC switch ON. Depress and release the STOP and
RESET buttons.
7.13.2 Depress and release the START button. The tester will execute
the following sequence:
A. Write a "1" in every bit of every word 210 times.
B. Write a "O" once in every bit of every word under an even
numbered word line in the stack.
C. Write a "1" in every bit of every word under an odd numbered
word line and read the previously written "O" in every bit
of every word under an even numbered word line until the
operator sequences to the next group or until an error 
is
detected. The READ light is lit during this cycle.
NOTE: If any error lights are ON when cycle C starts, dis-
regard them and depress RESET one time prior to start-
ing the one minute count. This applies to all worst-
case pattern tests.
Run in cycle C for one minute. Record any errors on the data
sheet,
7.13.3 Press and release the WC1 SEQ button. The tester will execute
the preceeding sequence, except "even" and "odd" are inter-
changed. The WC2 and WC21 lights will indicate the second
WC1 group is under test. Record any errors.
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7.13.4 Repeat 7.13.3 for WC1 groups 3 and 4 in which "1" and "O" are
interchanged. Record any errors on the data sheet. Depress
and release the STOP button. Turn the MEMORY POWER to OFF.
8. TEMPERATURE TEST
The temperature tests shall be conducted under normal laboratory
conditions, with the exception of temperature.
8.1 TEST SETUP
Place the unit in the temperature chamber and establish the
test setup as shown in Figure 3.
8.2 HIGH TEMPERATURE
Increase the chamber ambient temperature to +850 + 30C. When the
chamber has reached this temperature, note the time and set the
DATA PATTERN and ADDRESS. PATTERN switches to WC1. Turn the WC
switch to ON. Turn MEMORY POWER to ON and depress the START
button. Using the DVM, adjust the memory power supplies to
+5.25 + 0.02V and -6.40 + 0.02V. Depress the STOP button.
8.2.1 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.
8.2.2 Set the MEMORY POWER switch to ON. Depress and release the
START button. Using the DVM, adjust the memory power supplies
to +4.75 + 0.02V and -5.80 + 0.02V. Depress the STOP.button.
8.2.3 Repeat paragraphs 7.13.1 through 7.13.4. Record the results.
8.2.4 Beginning 50 minutes after the temperature chamber has reached
850C measure and record, on the data sheet, the thermistor
resistance at 10 minute intervals. Do this by connecting the
i mOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
Governmont Electronics Division A 94990 12-P13722DI A 94990
H0l I. M )O\VI I. I. I1OAD
SCOI 1iSAI 1, AfI/UNA 85!) SCALE. REVISION SHEET 20
, . ,.l- .l(nA- 6 OWG OITHMAT
digital ohmmeter across the TTIERMISTOR terminals 
on the inter-
face box. At each measurement, oxcept 
the first one, calculate
the percent change from the previous reading. 
When the change
is less than 5 percent, proceed to paragraph 
8.2.5.
8.2.5 Set the ADDRESS PATTERN and DATA 
PATTERN switches to SEQ. Turn
the MEMORY POWER to ON. Using the DVM, 
adjust the memory
power supplies to +5.25 + 0.02V and 
-6.40 + 0.02V.
Measure and record the power supply voltage, 
current and standby
(idle) power (paragraphs 
7
.
7
.1 through 7.7.3, except do not
readjust the voltages).
8.2.6 Depress the START button. The 
memory shall run without error
for 10 seconds. Record the results.
8.2.7 Adjust the pulse generator frequency to 
500 + 1.0 KHz. Measure
and record the operating power (paragraphs 7.7.5 through 
7.7.7,
except adjust the voltages to +5.25 + 0.02V and -6.40 + 0.02V).
Depress the STOP button. Adjust the pulse generator 
frequency
to 600 + 1.0 KHz.
8.2.8 Repeat paragraphs 7.13.1 through 
7.13.4.
8.2.9 Set the MEMORY POWER switch to ON: 
Depress and release the
START button. Using the DVM, adjust the memory power supplies
to +4.75 j 0.02V and -5.80 + 0.02V. Depress the STOP button,
8.2.10 Repeat paragraphs 7.13.1 through 
7.13.4.
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8.2.11 Set the MEMORY POWER switch to ON.
Set the +5V supply to 5.OV + .02 and the -6.1V and to -6.1 +
.02V. Set the DATA PATTERN switch to MAN and the ADDRESS
PATTERN switch to SEQ. Set the READ/WRITE switch to WRITE.
Select a random pattern and push the START pushbutton. The
tester will write the data once in each of the 4096 addresses
and stop. Set the READ/WRITE switch to READ and push the START
pushbutton. The memory shall run without error. After 10
seconds, push the STOP button. Record the results. Set MEMORY
POWER to OFF.
8.3 LOW TEMPERATURE
Remove the oven door and let the memory unit cool to approximately
room temperature. Place the memory unit in a plastic bag and
again seal the chamber.
8.3.1 Decrease the chamber ambient temperature to -400 + 30C. When
the chamber has reached this temperature, note the time. Monitor
the thermistor resistance by connecting the digital ohmmeter
across the THERMISTOR terminals on the interface box. When the
termistor resistance has reached 29 Kohms, proceed to paragraph
8.3.2.
8.3.2 Set the DATA PATTERN and ADDRESS PATTERN switches to WC1. Turn
the WC switch to ON. Turn MEMORY POWER to ON and depress the
START button. Using the DVM, adjust the memory power supplies
to +5.25 + 0.02V and -6.40 + 0.02V. Depress the STOP button.
I--. ---------
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8.3.3 Repeat paragraphs 7.13.1 through 7.13.4. Record 
the results.
8.3.4 Set the MEMORY POWER switch to ON. Depress the 
START button.
Using the DVM, adjust the memory power supplies to +4.75 + 
0.02V
and -5.80 . 0.02V. Depress the STOP button.
8.3.5 Repeat paragraphs 7.13.1 through 7.13.4. Record 
the results.
8.3.6 Beginning 150 minutes after the chamber temperature 
has reached
-400 C, measure and record, in the data sheet, the thermistor
resistance at 10 minute intervals. At each measurement, except
the first one calculate the percent change from the previous
reading. When the change is less than 5 percent proceed to
paragraph 8.3.7.
8.3.7 Depress the START button. The memory shall run 
without error
for 10 seconds. Depress the STOP button and record the 
results.
8.3.8 Set the +5V supply to 5.25V + .02V and the -6.1V 
supply to -6.40
+ .02V. Measur, and record the power supply volt & the standby
power (paragraphs 7.7.1 through 7.7.3, except do not readjust
the voltages).
8.3.9 Adjust the pulse generator frequency to 500 + 1.0 KHz. Set
the DATA PATTERN and ADDRESS PATTERN switches to SEQ. Push the
START pushbutton. Measure and record, in the data sheet, the
operating power (paragraphs 7.7.5 through 7.7.7, except adjust
the voltages to +5.25 + 0.02V and -6.40+ 0.02V).
Adjust the pulse generator frequency to 600 + 1.0 KHz.
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8.3.10 Set the +5V supply to14.75 + .02V and the -6.1V supply to
-5.80 + .02V. Push the RESET.pushbutton. The memory shall
run without error for one minute. Depress the STOP button.
Record the results in the data sheet.
8.3.11 Repeat paragraphs 7.13.1 through 7.13.4.
8.3.12 Set the MEMORY POWER switch to ON. Depress and release the
START button.' Using the DVM, adjust the memory power supplies
to +5.25 + 0.02V and - 6.40+ 0.02V. Depress the STOP button.
8.3.13 Repeat paragraphs 7.13.1 through 7.13.4.
8.3.14 Turn the memory power OFF.
9. VACUUM TEST
9.1 SETUP
9.1.1 Verify that the MEMORY POWER switch.:on the Interface Box is in
the OFF position. Turn the coarse voltage controls fully counter-
clockwise on all three power supplies.
Connect the equipment as shown in Figure 3.
Turn on power to all memory associated test equipment.
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9.1.2 Set the Tester and Interface Box controls as follows and main-
tain these control settings unless otherwise directed in the
individual tests.
CONTROL SETTING
TESTER
BDl-BD4 (24 Switches) UP
Tape Reader Power Light Off
Run-OFF-Rewind Switch OFF
Tester Power Light ON
ADDRESS Switches DOWN
DATA Switches DOWN
READ/WR ITE READ
WORD LENGTH 24
READ 1/READ 7 Switch " READ 7
ADDRESS PATTERN SEQ
DATA PATTERN SEQ
FREQUENCY EXT
INTERFACE BOX
MEMORY SELECT SWITCHES All 2.4V
INPUT CURRENT SWITCH GND
OUTPUT PULLUP RESISTOR 4i5V
INITIATE PULSE SWITCH PULSE
WC2 SWITCH OFF
WC SWITCH OFF
MEMORY POWER OFF
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9.1.3 Push the STOP button. Turn on all three power 
supplies. Using
the DVM, adjust the Interface Box supply to +5.0 + O.1V. Set
the memory supplies to approximately +5V and -6V. Set 
the
MEAORY POWER switch to ON. Using the DVM, adjust the memory
supplies to +5.0 + 0.1V and -6.1 + 0.1V. Set the memory 
power
switch to OFF.
9.1.4 Using the scope, adjust the Pulse Generator for +3.0 + 0.1V posi-
tive pulses of 450 + 10 nanoseconds duration (measured at the
50% points). Using the counter, adjust the rep rate to 600 +
1.0 KHz. The pulse generator must be terminated in 
50 ohms and
connected to the tester when making these adjustments. Just
prior to starting the environmental test, 
proceed to the next
applicable paragraph.
9.2 TEST
Push the tester STOP and RESET pushbuttons. Turn 
the MEMORY
POWER ON and push the START pushbutton on the tester. 
The
tester will write a "O", read a "O" seven times in all data
bits, write a "1", read a "1" seven times in all 
bits, step to
the next address and repeat the same sequence. 
The tester will
keep cycling until an error occurs. Record 
any bit errors.
Proceed immediately to paragraph 9.2.1.
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9.2.1 While monitoring the tester for errors, start the vacuum chamber
pump and pump the air out of the vacuum chamber at a rate such
that the pressure inside the chamber drops to 7 mmHg in less
than five minutes. Record any errors.
9.2.2 Continue pumping the chamber until the pressure 10
- 5 mmHg. In
order to reach this pressure, the test may last several hours.
Therefore, one hour after the test has started, the memory and
tester may be turned off by pushing the STOP pushbutton on the
tester, turning the MEMORY POWER OFF and turning the TESTER
-5
POWER OFF. After the chamber has reached 10
- mmHg, test the
memory .as outlined in paragraph 7.13. Record any errors.
Push the memory STOP pushbutton, turn the MEMORY POWER OFF,
turn the TESTER POWER OFF and return the memory to one atmosphere
pressure.
10. VIBRATION TEST
The following vibration tests are to be performed in three mutually
perpendicular axes. The tests include sine sweep and 
random
vibration, and the levels to be used are described below in the
individual tests. These levels are inputs to the base or mount-
ing bracket of the unit under test. The unit shall be functionally
tested during the vibration testing to insure correct operation.
Prior to performing the random vibration a spectral analysis of
the tester input shall be performed to insure that the random
vibration input is within the specified limits. The analysis
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shall be plotted and the data sheet kept as part of the test
data. For information only, an accelerometer shall be mounted
on the top surface of the housing while testing the X and Z
axes. Plot the output from this accelerometer and file as part
of the test data.
10.1 SINE SWEEP TEST
10.1.1 Verify that the MEMORY POWER switch is in the OFF position.
Turn the coarse. voltage controls fully counterclockwise on
all three power supplies.
Connect the equipment as shown in Figure 3 and turn on power to
all memory associated test equipment.
Perform paragraphs 9.1.2, 9.1.3, and 9.1.4.
Mount the memory unit on the shake table so as to be vibrated
in the vertical (Y) axis as shown in Figure 4. (The axis order
may be varied for convenience).
10.1.2 Push the STOP and RESET buttons. Turn the MEMORY POWER ON.
Perform a sine sweep over the fequency range of 5-2000 Hz at
the levels listed below:
FREQUENCY RANGE TEST LEVEL
5-25 Hz 0.33 in DA
24-110 Hz 10G PEAK
110-2000 Hz 5g PEAK
The sweep rate is to be 2 octaves per minute. During the sweep,
repeatedly perform the tests of paragraph 7.13. Record any bit
errors in the Qual Test Data Sheet. Push the STOP button.
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10.2 RANDOM VIBRATION
10.2.1 Perform the spectral analysis specified 
in paragraph 10.
While applying the following random vibration 
input, repeatedly
perform the tests of paragraph 
7.13.
FREQUENCY RANGE TEST LEVEL 
TOLERANCE
15 Hz .0044g2 /Hz + 3db
15-70 Hz LINEAR INCREASE Log-Log Plot
70-1000 Hz .138 g /HZ + 3db
100-400 Hz LINEAR DECREASE Log-Log Plot
400-2000 Hz .0089 g2 /Hz + 3db
The test time is to be 2 minutes per axis.
Record any errors in the Data Record.
10.22 Repeat paragraph 10.1.2 and 10.2, in the 
two other mutually
perpendicular axes as shown in Figure 4. Push 
the STOP button.
Turn the MEMORY POWER OFF and then turn the 
TESTER POWER OFF,
11. SHOCK TEST
Two shocks in each direction shall be applied 
along the three
mutually perpendicular axes of the LP RASM (total of 6 shocks).
11.1 SETUP
Verify that the MEMORY POWER switch is in the OFF position. 
Turn
the coarse voltage controls fully counterclockwise 
on all three
power supplies. Connect the equipment as shown 
in Figure 3 and
apply power to all memory associated test equipment. 
Set the
controls as shown in para. 9.1.2 and perform para. 9.1.3 and
9.1.4. Mount the LP RASM on the shock table so 
as to apply
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the shock in the vertical (Y) axis as shown in Figure 5.
(The axes order may be varied for convenience).
11 .
11.2.1 Push the STOP and RESET buttons. Turn the MEMORY POWER ON and
push the START button. The tester is now testing the LP RASM
for bit errors. Apply a half sine shock pulse of 30 g's for a
duration of 6 milliseconds. Record any bit errors. Push the
STOP button.
11.2.2 Push the RESET and START buttons.
Apply a half sine shock pulse of 30 g's for a duration of 12
milliseconds. Record any bit errors.
11.2.3 Repeat para. 11.2.1 and 11.2.2 for each of the other two directions
as shown in Figure 5. Push the STOP button. Turn the MEMORY
POWER OFF and then turn the TESTER POWER OFF.
12. FINAL FUNCTIONAL TESTS
To insure that the memory is still operating properly, perform
all the tests of paragraph 7. Record the data.
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MATERIAL: I ONTR NAS 5-23163 ACCEPTANCE TEST DATA SHEET,NO , A LOW POWER RANDOM ACCESS SPACE-
TICE .. CRAFT MEMORY, PART NO. 01-P13701DAPPROVED DATE SIZE CODE IDENT NO. DWG. NO.
/- 4 7 ,,, A 94990 12-P13721D
APPROVED DATE
SCALE I EET 1 OF 35
e t o~ot data shoet In to be used to record data as roquired
by th Acceptance Test Procedure for the Low Power Random
Access Spacecraft Memory.
So ERENCE INFORMAT ION
2o SPEC IF ICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P13722D Acceptance Test Procedure, Low
Power Random Access Spacecraft
Memory
o TEST DATA
Unit 8/N /W / Start Date of Tests /1-26-73
Tested by _
X>,h PARA. NOI"
3o Y 2QUIVALENT TEST EQUIPMENT
&O-;Ae rsz -/ -4'
AM.54 66. C #4 /-A
P MPW ICAL CHARACTERISTICS Limit
Weight of LP-RASM - .- .. Pounds 6.5 poundsW
SIZE CODE IDENT NO. DWG NO.
me lectron cs Div sion A 94990 1-P13721D
001 E. McDOVWELL ROAD
?0TTSDALE. ARIZOrA £5252 SCALE ,REVISION [SHEET 2
= . 3 6 DWG FOR',iAT
S/ 
_ 
__ Date of Test 4Z - ? E
Tested By ...
DzENXO NS Limit
lnches ,
',- inches :
D .3 2.93 inches
D 0 inches *,/
V H X X D = 9.5 inches3  5 160 inches3
7 SIZE CODE IDENT NO. DWG NO.
... ronics iDiision 94990 12-P3721D
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S/N /_ _ _/ Date of Test /2 -2 C -- 7)
Tested By i /-
7.4 CHASSIS ISOLATION Limit
Impedance 1 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd L2 ma i_ 2 ma
Current :from 2.4V to INITIATE PULSE / ~la .20 Ja
7.5.3 Current from MEM SEL 1 to Gnd I 2 n a c 2 ma
Current from 2.4V to MEM SEL 1 /,C ~fa 20 a
7.5.4 Current from MEM SEL 2 to Gnd , M7/ ma S 2 ma
Current from 2.4V to MEM SEL 2 /,L- L.ja c 20 a
Current from MEM SEL 3 to Gnd 7 ma - 2 ma
Current from 2.4V to MEL SEL 3 2/. V a < 20 a
Current from.MEM SEL 4 to Gnd ,6 3 ma 5 2 ma
Current from 2.4V to MEM SEL 4 / 2- a 20 a
7.5.5 Current from READ/WRITE to Gnd , ,/ ma S 2 ma
Current from 2.4V to READ/WRITE 2.C' 6 a 20 a
7.5.6 Current from ADDRESS 20 to Gnd q92/ ma _ 2 ma
Current from 2.4V to ADDRESS 20 ~ a --520 s a
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Limits
Current from ADDRESS 2 to Gnd 23 _ma _ 2 ma
Current from 2.4V to ADDRESS 21 . 7j2 a 4 20 4a
Current from ADDRESS 22 to Gnd 93/ ma -S 2 ma
Current from 2.4V to ADDRESS 22 . zpa .20 a
Current from ADDRESS 23 to Gnd ~93/ ma Q 2 ma
Current from 2.4V to ADDRESS 23 - a ! 20 a
Current from ADDRESS 24 to Gnd 1 27 ma S 2 ma
Current from 2.4V to ADDRESS 2 , 63 .a 120 a
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Reproduced from
best available copy.
6
, rent fr 2., V to 4DDRI:-: .
Curre,t from ADDRESS 2 to Gnd I ma
Current from 2.4V to ADDRESS 27 , 
_a 2
.Ja
Current from ADDRESS 28 to Gnd a, ma 2 ma
Current from 2.4V to ADDRESS 28 -0 a - 207a
Current from ADDRESS 2 to Gnd , q ma d- 2 ma
Current from 2.4V to ADDRESS 2 ,a 20,a
Current from ADDRESS 210 to Gnd C/ 7 ma 
.- 2 ma
Current from 2.4V to ADDRESS 2 10 ot pa Z- 20/la
Current from AFDRESS 2 to Gnd .-?C/ ma 
- 2 ma
Current frm ?.4V to ADDRESS 211 2,0 a j 20/ja
Current from DATP IN BIT 0 to Gnd 172ma 
- 2 ma
Current from 2.. V to DATA IN BIT 0 .2 1 /Ua ± 20 a
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Tested By _y_ _,
Limit s
Current from DATA IN BIT 1 to Gnd ,Q7 2 ma 1. 2 ma
Current from 2.4V to DATA IN BIT 1 ,2 a 4 20Aa
Current from DATA IN BIT 2 to Gnd -8 ma. _ 2 ma
Current from 2.4V to DATA IN BIT 2 i L4Ja 20,P a
Current from DATA IN BIT 3 to Gnd , ma 2 ma
Current from 2.4V to DATA IN BIT 3 0 3 A a _20/-a
Current from DATA IN BIT 4 to Gnd ,8&5f ma . 2 ma
Current from 2.4V to DATA IN BIT 4 /,O a .20pJa
Current from DATA IN BIT 5 to Gnd ,f ( ma . 2 ma
Current from 2.4V to DATA IN BIT 5 ,/ a .20/ a
Current from DATA IN BIT 6 to Gnd / /Ft  ma 2 ma
Current from 2.4V to DATA IN BIT 6 /2 / a 20,Oa
Current from DATA IN BIT 7 to Gnd .,/2 2 ma L 2 ma
Current from 2.4V to DATA IN BIT 7 ,J 4  a 4 20 a
Current from DATA IN BIT 8 to Gnd /,/c ma 2 ma
.Current from 2.4V to DATA IN BIT 8 /,03 Ja :20v a
Current from DATA IN BIT 9 to Gnd ,_f ma 2 ma
Current from 2.4V to DATA IN BIT 9 ,O pa 20a
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Limits
Current from DATA TN BIT 10 to Gnd , / ma - 2 ma
Current from 2.4V to DATA IN BIT 10 ,7f t'a 20/Wa
Current from DATA IN BIT 11 to Gnd C 2G ma 4 2 ma
Current from 2.4V to DATA IN BIT 11 ~L ya 4 20P a
Current from DATA IN BIT 12 to Gnd , J' ma 2 ma
Current from 2.4V to DATA IN BIT 12 /a 204 /a
Current from DATA IN BIT 13 to Gnd -'Z ma 2 ma
Current from 2.4V to DATA IN BIT 14 ,AO Ja 20Jpa
Current from DATA IN BIT 14 to Gnd ,3 ma j 2 ma
Current from 2.4V to DATA IN BIT 14 , O pa . 1201Pa
Current from DATA IN BIT 15 to Gnd , ' ma , 2 ma
Current from 2.4V to DATA IN BIT 15 , Ja 20/Ja
Current from DATA IN BIT 16 to Gnd . 2 ma - 2 ma
Current from 2.4V to DATA IN BIT 17 a 20a
Current from DATA IN BIT 17 to Gnd 53 - ma :-. 2 ma
-Current from 2.4V to DATA IN BIT 17 j a -\ 20/a
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Limit
VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7,.6.3 READ COMPLETE voltage ' myv 100 my
7o0.4 DATA OUT BIT 0 voltage ,0'' my , 100 my
DATA OUT BIT 1 voltage <*>0 my 100 my
DATA OUT BIT 2 voltage <9 t2 my . 100 my
DATA OUT BIT 3 voltage <_ my 100 my
SDATA OUT BIT 4 voltage ?V v 5 100 my
DATA OUT BIT 4 voltage <PCO my '5 100 my
DATA OUT BIT 6 voltage < ko my ig 100 my
DATA OUT BIT 6 voltage < ,9 my 5 100 my
DATA OUT BIT 7 voltage a<co my % 100 my
DATA OUT BIT 9 voltage <- my _ 100 my
DATA OUT BIT 90 voltage <vf my 100 my
DATA OUT BIT 11 voltage <' my 100 my
DATA OUT BIT 12 voltage _ _P_ my L 100 my
DATA OUT BIT 12 voltage jzA0 my 100 my
DATA OUT BIT 13 voltage <f-? my 100 my
DATA OUT BIT 14 voltage @< my 4100 my
DATA OUT BIT 15 voltage <O my C100 my
DATA OUT BIT 16 voltage <(f my - 100 my
DATA OUT BIT 17 voltage <: mv 5 100 my
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Limits
7.7 POWER CONSUMPTION (25 C)
7.7.1 Memory +5V Voltage ,-003 Volts
Memory -6.1V voltage -,/ 1 Volts
+5V Current ma
+5V Power . mw
7.7.2 Memory -6.1V Current 3.2 ma
Memory -6.1V Power /< mw
7.7.3 Total Memory Idle Power 72,1 pw 170 mw max
7.7.5 Memory +5V Voltage 5 Volts
Memory -6.1V Voltage-- // Volts
+5V Current ' 7,S' ma
+5V Power . 37S mw
7.7.6 Memory -6.1V" Current / ma
Memory -6.1V Power / mw
7.7.7 Total Active Power 3 /, 5- mw 7000 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay ( '0 ns 500 ns max.
Duration .7)( ns 250 ns min
450 ns max..
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/T /O/ Date of Test /- -2
Tested by /p .
LIMITS
S7. 8  7 READ COMPLETE/DATA OUTPUT TIMING
&
7.8.8
DO-0 OK REJECT
DO-1 OK REJECT
DO-2 OK __REJECT
DO-3 OK REJECT
DO-4 OK. 4.. REJECT
DO-5 OK REJECT
DO-6 OK .. 4LREJECT
DO-7 OK _i _REJECT REFER TO
TEST PROC.
DO-8 OK. ' REJECT
DO-9 OKE REJECT
DO-10 OK REJECT
DO-11 OK .X _REJECT
DO-12 OK. -REJECT
DO-13 OE 4 REJECT
DO-14 OK REJECT
DO-15 OK K REJECT
SDO-16 OK REJECT
DO- 17 OK ,4REJECT
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7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?'
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No )
.Yes Address Bits 0 errors
7.10.7 Did an error occur?
a) No
Yes Address Bits 0 errors
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b) No
Yes Address Bits 0 O errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11.7 Did a error occur?
& No
7.11.9 No
Yes Address Bits 0 errors
7.12 MEMORY SELECT TEST
7.12.3 Address ,000 (Octal) 0000
7.12.4 Address. 0001 /}0 (Octal) 0000
0010 ~6 9 (Octal) 0000
0011 (Octal) 0000
0100 ?C7 (Octal) 0000
010i 2 (Octal) 0000
0110 000 (Octal) 0000
0111 7a; (Octal) 0000
1000 'o (Octal) 0000
1001 AO (Octal) 0000
1010 2 (Octal) 0000
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Limits
Address 1011 (09 (Octal) 0000
1100 ,2gO 6(Octal) 0000
1101 R2L o_ (Octal) 0000
1110 r 22 (Octal) 0000
7.12.6 Did an error occur?
No 4
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No 4_
Yes Address Bits 0 errors
7.13.3 Did an error occur?
NoL.
Yes Address Bits 0 errors
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Limits
Vo13.4 a) Did an error occur?
No
0 errors
Yes Address Bit
b) Did an error occur?
No
Yes Address Bit 0 errors
I
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8. TEMPERATURE TEST LC /O,'S-, imits
8.2.1 Did any errors occur?
No 4
Yes Address 0 Errors
Bits
8.2.3 Did any errors occur?
No-
Yes Address 0 Errors
Bits --
8.2.4 HIGH TEMPERATURE
Thermal Resistance
50 minutes 1,25-OK ohms
60 minutes/og.9K ohms % change 2.
70 minutes/ 722-K ohms % change
80 minutes K ohms % change
90 minutes K ohms % change
8.2.5 -6.1V Voltage -- , 9Volts +5V Voltage ,2 Volts
-6.1V Current S-, ma +5V Current //6 ma
-6.1V Power 3 ~2 mw +5V Power A my
Total Memory Idle Power 2, c mw i70 mw max.
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-Pl3721D
8201E. 1McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEET 16
AV-2-B-199H-100A-3 69 i;WG FORMAT
/ Date of Test/2. ae Ts
I'' Tested by 'P.
08,80 Did an error occur? Limits
No
Yes Address Bit 0 errors
3.2.7 -6.1V Voltage-LQ Volts +5V VoltageS2-jVolts
-6.1V Current ~- ma +5V Current ee ma
-6.1V Power /~4 mw +5V Power Y.j 3nv
Total Memory Operate Power 6 22?9 7 mw 7000 mw max.
8.2.8 WC a) Did an error occur?
Yes Address Bits 0 Errors
WC b) Did an error occur?
No ><
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
WC d) Did an error occur?
No
Yes Address Bits 0 Errors
I0 GN0i 4 TTOPR)LA INC, SIZE CODE IDENT NO. DWG NO.
Covernrnent Electronics Division A 94990 12-P13721D
8201 E. McDOWELt ROAD
SCOTTSDALE. ARIZONA 65252 SCALE REVISION SHEET 17
V-2--199H1CA-3 6 DwVG FORAAT
S/N //7/ DATE of TEST Z2 L-Z=
/ Tested by /&?V
8.2.10 Did any errors occur? Limis
No
Yes Address 0 Errors
Bits
8.2.11 Did an error occur?
No
Yes Address 0 Errors
Bits
8.3 Low Temperature -,I0C Ca /,'35P
8.3.3 Did any errors occur?
No
Yes Address 0 Errors
Bits
8.3.5 Did any errors occur?
No
Yes Address 0 Errors
Bits
MOTOROLA NO. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McCC;,'iELL ROAD
SCOTTSDALE. AFIZONA 85252 ISCALE REVISION SHEET 18
AV-2-B-199H-100A-3 69 D'G FOR~AAT
8/N ZI: Date of Test iO-2SI
Tested By 7. ,
8 3 6 LOW TEMPERATURE
Thermal Resistance
150 minutes . K ohms
160 minutes /L K ohms % change 3' /
170 minutes K ohms % change'
180 minutes _ K ohms % change
190 minutes K ohms % change
8.3.7 Did an error occur? Limits
No
Yes Address Bits 0 Errors
8.3.8 -6.1V Voltage -6 4OVolts +5V Voltage _C,25 Volts
-6.1V Current / ma +5V Current //0 ma
-6.1V Power 4,Y mw +v' Powe 57.S wmv
Total Memory Idle Power / 27, 6, mv 170 mwmax.
8.3.9 -6.1V Voltage-± Volts +5V Voltage . s Volts
-6.1V Current Z25 ma +5V Current 7 .. ma
-6.1V Power / 2 mw +5V Power -' , mw
Total Memory Operate Power !-7. fmw 7000 mw max.
ROLA INC. SIZE CODE IDENT NO. DWG NO.
Governm ° ent Electronics Division A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALE. ARIZONA 85252 SCALE REVISION SHEET 19
; V-2-4il99H-100A-3 69 DWG FORMAT
S/N /a/ Date of Test /- 2 -27-?
Tested By 4,
8.3. 10 Did an error occur? Limits
No
Yes Address Bits 0 Errors
8.3.11 WC a) Did an error occur?
No $.
Yes Address Bits 0 Errors
WC b) Did an error occur?
No
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
Yes Address Bits 0 Errors
WC d) Did an error occur?
No
Yes Address Bits 0 Errors
8 3. 3 Did any errors occur?
Yes Address Bits 0 Errors
M TOROLA I . SIZE 1 CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12- 3721D
8201 E. McDOV'ELL ROAD
SCOTTSDALE. ARIZO:;A 85252 SCALE ;REVISION ISHEET 20
AV-2B-199H-100A-3 69 DWG FORMAT
Model Speclh cah
/ f p ",S er a l O p e ra o r
HIGH VACUUM TEST vacu, Syste, No. Observer
p /
z. i- - ---- A
TIME PRESSURE REMARKSimm Hg A)
r
S /oJla"
I0 AGD K1 56 16-
$/ __~~ - -- ~4
;gpTOROLA/GED #0C156 1,6
"s /N Dato of Test 71R +Towted by _Ay ...
Liri t s
0. VACUUM TEST
9.2 Did Any Bit Errors Occur?
2 No X
Yes ' Address Bits 0 Errors
I9+.1 'Fast Decompression
Date ':-Z(-?73 Tested by '9/£
Did Any Bit Errors Occur?
, No
Yes Address Bits 0 Errors
9.2.2 Hard Vacuum
Date/0- 7 Tested by -EH'
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
10. VIBRATION TEST
Date /D--2-72 Tested by :r'
SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
'OROLAb I~N C. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEE1 21
A l2t1A.M.10MA-3/6 DWG FORMAT
oJrM, O.LA INC. VIBRATION TEST
YEMancs Batrondca ODviaon.
urpace entr. / 
S Let ofLDate 9 12
Project Unit
.er al No. /0/ 9
operator .6. V /2. t 4,at,;,
Observer k, t C H4r y 'tp'{u .
Cycle Time Freq. _ocps. Drive Mocps.
Reason for test Sig. Gen Accely.
a Tme 'Time Total
sart sto Time /E P4 G Rr r I emarks
/ N / £ ! eI 
I I -•
I StoD fLm -Y
F/ 7 / urv 5, I 1 ; 4l~rS~ff ' i *
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A-Z c-Z
Observer * Z
No. af dr o oz eao o w24
A-I
-
-
t- SS3-- -r - - -- ] - - -- - - - - - - - -Axio FceI 1 2 3 4 5 6 7 8 9 10 n 12 13 14 15 36 17 18 19 20
I i" "A I I" ze-
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-
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-
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/~,d< ((b 4~~ ~ f A AJ /A/I, ~ -I~ /62/'
\npI __ __ _ __ 
__ 
_ 
__ 
_ 
__ 
__ 
_ 
__ 
_
- Date (of iest ) '
Tested by-;2 
-
u J Di' d Any 1' r Occur? Limits
e___, q Address Bits 0 Errors
Ao Z - Did Any Bit Errors Occur?
'- W
Yes Freq Address Bits 0 Errors
RANDOM V 3RAT ION
Axis X - Did Any Bit Errors Occur?
No
-es r eq Address Bits 0 Errors
/ =is Y Did Any Bit Errors Occur?
7 w Freq Address Bits 0 Errors
Aiv Z Did Any Bit Errors Occur?
4-
eY Freq Address Bits 0 Errors
Un. gCCK TEST
ine &- 73 Tested By /e
6 HILLISECOND DURATION SHOCK
T! Direction - Did Any Bit Errors Occur?
,3e7 Address Bits 0 Errors
/ I~J , SIZE CODE IDENT NO. DWG NO.
arnene 9ec499roncs Diision a 4990 12-P13721D
3201E. McDOWELL ROAD
shSC SD ALE. ARIZONA 85252 SCALE REVISION SHEET 22
'V-2 1.5 .107C . '9 W~G FORM~VAT
--- . s Date of Test _L-2-72
Tested by _ 7f_ _
Limits
Z Direction Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
Nok
Yes Address Bits 0 Errors
12 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits _ Errors
X Direction- Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
i O m  L SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION ISHEET 23
AV.2--199H-100A-3 69 DWG FORMAT
8/N i Date of Test
Tested By 4
7.4 CHASSIS ISOLATION Limit
Impedance > 0 - 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd Z4 a t 2 ma
Current from' 2.4V to INITIATE PULSE / . _a & 2 0 a
7.5,3 Current from MEM SEL 1 to Gnd J' -ya < 2 ma
Current from 2.4V to MEM SEL 1 a 20 a
7.5.4 Current from MEM SEL 2 to Gnd / ma ' 2 ma
Current from 2.4V to MEM SEL 2 /: a 20pa
Current from MEM SEL 3 to Gnd 9/, 2 ma 5 2 ma
Current from 2.4V to MEL SEL 3 / 2 a 20 a
Current from'MEM SEL 4 to Gnd ma _! 2 ma
Current from 2.4V to MEM SEL 4 .a 20ja
7.5.5 Current from READ/WRITE to Gnd ma 
_S 2 ma
Current from 2.4V to READ/IVRITE 2a / 20pa
7.5.6 Current from ADDRESS 20 to Gnd 2.? ma 2 ma
Current from 2.4V to ADDRESS 20 2 a 20 1a
,,,A INCa . ¢JSizE CODE IET O. D NO.
Government Electronics Division A 94990 12-P13721D
8201 L. ,,cLDC;ELL ROAD
SCOTTSDAt. E. AttONA 5 - SCALE REISION SHEET 24
-- --jR V SION IS EET_
p ADate of Test /./-L ~.
Testd PfL
Limits
Current from ADDRESS 2 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 21 La 2 120 4a
Current from ADDRESS 22 to Gnd -;32ma S 2 ma
Current from 2.4V to ADDRESS 22. .la - 20, a
Current from ADDRESS 23 to Gnd - 9
3 fma ' 2 ma
Current from 2.4V to ADDRESS 23 b." Ta ! 20p a
Current from ADDRESS 24 to Gnd 92/ ma S 2 ma
Current from 2.4V to ADDRESS 24 , a 20 Aa
Fl,70-T L, 1B , SIZE CODE 
IDENT 1IO. D'17G NO.
Government Electronics Division A 94990 12-P13721D
8201 E. '.cDO',ELL ROAD
S..COTSDALE, lZO'A 2 52 SCALE REVISION SHEET 25SGUTSDALE AkI OI .. )2
S/N / 7 Date of Test --2--
Tested By ,e/
Limits
Current from ADDRESS 25 to Gnd , LS 2  ma 2 ma
Current from 2.4V to ADDRESS 25 V a 20/a
Current from ADDRESS 2 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 25 o. 6 a - 20/Oa
Current from ADDRESS 28 to Gnd _ ma c 2 ma
Current from 2.4V to ADDRESS 28 , a _ 20//a
Current from ADDRESS 29 to Gnd ,$ ma ' 2 ma
Current from 2.4V to ADDRESS 28 ,8 5 p Ja 20L/a
Current from ADDRESS 210 to Gnd 9 , ma L. 2 ma
Current from 2.4V to ADDRESS 210 57 ,- a 20/Ja
Current from ADDRESS 2 10to Gnd , ma 
- 2 ma
Current from 2.4V to ADDRESS 210 a_2___ A 2ta
Current from ADDRESS 211 to Gnd d >22 ma A- 2 ma
Current from 2.4V to ADDRESS 211 2 / la . 20/ja
Current from DATA IN BIT 0 to Gnd , o76 ma 1, 2 ma
Current from 2.4V to DATA IN BIT 0 2 a~ - 20, a
1 OTO OL INC SIZE CODE IDENI NO. D'IG NO.
Government Electronics Division A 94990 12-P13721D
821 1 E. ,'cDO''ELL ROAD
SCOTTSDALE, ARit~'A 85252 SCALE 'REVItSON ISHEET 26
.S/N / Date of Tvn4L //
Tested By _
Limits
Current from DATA IN BIT 1 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 1 .. a 20 a
Current from DATA IN BIT 2 to Gnd , _ ma '. 2 ma
Current from 2.4V to DATA IN BIT 2 /y a 20/-a
Current from DATA IN BIT 3 to Gnd , , ma . 2 ma
Current from 2.4V to DATA IN BIT 3 , iJa 20/a
Current from DATA IN BIT 4 to Gnd A ;--ma . 2 ma
Current from 2.4V to DATA IN BIT 4 , a 20/ La
Current from DATA IN BIT 5 to Gnd S ma - 2 ma
Current from 2.4V to DATA IN BIT 5 /,.7 a 20/ a
Current from DATA IN BIT 6 to Gnd //q2 ma .,2 ma
Current from 2.4V to DATA IN BIT 6 ^/a77 a 4 20;-a
Current from DATA IN BIT 7 to Gnd /,2?c ma L 2 ma
.Current from 2.4V to DATA IN BIT 7 *'5 a 20/ a
Current from DATA IN BIT 8 to Gnd /, 2/' ma 2 ma
Current from 2.4V to DATA IN BIT 8 /t S :a 20 ,a
Current from DATA IN BIT 9 to Gnd ,____ ma & 2 ma
Current from 2.4V to DATA IN BIT 9 ,.~5 a 20;Ja
. Wp,1 ..zl , SIZE CODE IDErJT O10. D..G NO.
Government Electronics Division A 94990, 12-P13721D
.8201 E. McDO'IELL ROAD
SerOTTSDALE. AIZOA 252-2 SCALE REVISION ISHEET 27
S/N 1 0/ Date of Test g
Tested By
Limits
Current from DATA IN BIT 10 to Gnd __ _2 ma 2 ma
Current from 2.4V to DATA IN BIT 10 ~/ a /20a
Current from DATA IN BIT 11 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 11 J7? /a 20/-a
Current from DATA IN BIT 12 to Gnd ,S2 ma - 2 ma
Current from 2.4V to DATA IN BIT 12 Z7 La 4 204a
Current from DATA IN BIT 13 to Gnd 3  tma 2 ma
Current from 2.4V to DATA IN BIT 14 Ja 20/-a
Current from DATA IN BIT 14 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 14 -47da 20fra
Current from DATA IN BIT 15 to Gnd . ma ' 2 ma
Current from 2.4V to DATA IN BIT 15 la ,20/Pa
Current from DATA IN BIT 16 to Gnd e Pzll ma 2 ma
Current from 2.4V to DATA IN BIT 17 J- a -20 ia
.Current from DATA IN BIT 17 to Gnd _ / ma - 2 ma
Current from 2.4V to DATA IN BIT 17 /C/ a L 20J a
I'b 0 7O-L - INrJc SIZL CODE IDENT NO. ','G NO.
Government Electronics Division A 94990, 12-P13721D
8. 211 . :.t~ ,V'ELL ROAD
SCOTT;SALE. ARIZONA 85252 SCALE IREVISION - S EET 28
.S/N / / Date of Test //-2-?_
Tested By '
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON 
OUTPUT SIGNALS
7.6.3 READ COMPLETE voltage mv 
100 my
7.6.4 DATA OUT BIT 0 voltage / l m 
.
100 my
DATA OUT BIT 1 voltage m y 
100 my
DATA OUT BIT 2 voltage O . mvy 
, 100 mv
DATA OUT BIT 3 voltage my 
5 100 my
DATA OUT BIT 4 voltage ) _ mvy 100 
my
DATA OUT BIT 5 voltage my 
e. 100 my
DATA OUT BIT 6 voltage mvy 
100 my
DATA OUT BIT 7 voltage O mvy 
100 my
DATA OUT BIT 8 voltage Q _ mvy 100 my
DATA OUT BIT 9 voltage . r , mvy 
100 my
DATA OUT BIT 10 voltage 9c2 my -C 100 my
DATA OUT BIT 11 voltage !&2 my _: 100 my
DATA OUT BIT 12 voltage S67 my 
!:100 my
DATA OUT BIT 13 voltage (Q my c 100 my
DATA OUT BIT 14 voltage 9 my 
-100 my
DATA OUT BIT 15 voltage my 
t 100 my
-DATA OUT BIT 16 voltage my 
-100 my
DATA OUT BIT 17 voltage v my
t. 100 my
SIZE CODE IDENT .. O. D'1;G NO.1 o.
Governmqnt Electronics Division A 94990 12-P13721D
8201 E. ?,.cDO',ELL ROAD
SCOTTSDALE, AR1ZOmA 85252 SCALE REVISION SHEET .29
- N t Date of Test //-2-
Testod By Pg,,
Limits
7.7 POWER CONSUMPTION (250 C)
7.7.1 Memory +5V Voltage t~. 0 Volts
Memory -6.1V voltage ~ Volts
+5V Current C. ma
+5V Power ~ mw
7.7.2 Memory -6.iV Current 3,7 ma
Memory -6.1V Power / f,3 mw
7.7.3 Total Memory Idle Power , 7, *pw 170 mw max
7.7.5 Memory +5V Voltage L,00 Volts
Memory -6.1V Voltage --b, /Q Volts
+5V Current // ma
+5V Power "  mw
7.7.6 Memory -6.1V Current t)30 ma
Memory -6.1V Power /..ff mw
7.7.7 Total Active Power mw 7000 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay ,3 O ns . 500 ns max.
Duration n. "7. s 250 ns min
450 ns max.
,O iCL IC. SIZE CODE IDENT NO. Di''G NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McO',ELL. ROAD
S OTSODALE. AHIZONA " 252 ALE IREVtStON ISHEET 30
LE .RVSO I, . ,,
Date of Test
Tested by ZIA C-
LIMITS
7..7 READ COMPLETE/DATA OUTPUT TIMING
7.8.8
DO- OX* /REJECT
DO-1 OK ,REJECT
DO-2 OK __ REJECT
DO-3 OK _ REJECT_
DO-4 OK REJECT .
DO-5 OK REJECT
DO-6 OK __ /... REJECT
DO-7 OK REJECT REFER TO
.TEST PROC.
DO-8 OK £/ REJECT
DO-9 OK REJECT
DO-10 OK t REJ ECT
DO-11 '0K _ REJECT
DO-12 OK 'REJECT_
DO-13 OK 'REJECT
DO-14 OK _REJECT_
DO-15 OK _L >f REJECT
DO-16 OK REJECT
DO-17 OK '-REJECT
. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDOVELL ROAD
SCOTTSDALE. ARIZO:A 85252 SCALE REVISION SHEET 31
S/N //. .Date of Tost ,/-2 -2
. Tested By 2P9I _
Limits
7.9 SYSTEI FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No K
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No.
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No .
Yes Address Bits 0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No '
Y'es Address Bits 0 errors
7.10.7 Did an error occur?
a) No _
Yes Address Bits 0 errors
MTC? L l/. SIZE CODE IDENT NO. -DIiIG NO.
Government Electronics Division A 94990 12-P13721D
?821 E.L1cDO':'.ELL ROAD
SCOTTSDALE. AkiZOUA Z252 SCALE REVISION SHEET 32
SN Date of Test /-
- - Tested By , in __
Limits
b) No
Yes Address Bits 0 errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11..7 Did an error occur?
7.11.9 No
Yes Address Bits 0 errors
7.12 MMIORY SELECT TEST
7.12.3 Address 9OKLt2 (Octal) 0000
7.12.4 Address 0001 6/q (Octal) 0000
0010 4/ (Octal) 0000
001 nao (Octal) 0000
0100 ppQ (Octal) 0000
0101 -z (Octal) 0000
0110 ~ (Octal) 0000
0111 e (Octal) 0000
1000 (Octal) 0000
1001 g= (Octal) 0000
1010 4 (Octal) 0000
SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. .'cDOELL ROAD
ScOTTtALE. Amzor?0A -52 CALE REVISION ISHEET 33
S/N / / Date of Test _-_-_2
Tested By r
Limits
Address 1011 *DQ(Octal) 0000
1100 ~ (Octal) 0000
1101 f 227 (Octal) . 0000
1110 (Octal) 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No X
Yes Address Bits 0 errors
7.13.3 Did an error occur?
No
Yes Address Bits 0 errors
I TC T  A i SIZE CODE IDENT NO. DWG NO.
Goverrnmie, t EI.c'tronecs Division A 94,990 12-P13721D
e201 E. t'.DG"ELL ROAD
SCOTTSDALE. ATIZONA 85252 SCALE REVISION SHEET 34
I F XnL TR-nnISnN ISET 34.na-
S/N () Dato of Tost
Tested Dy 4 . _
Limits
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
, I SI'ZE CODE IDENT INO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDOW.ELL ROAD
rOTSrDA1.E. AR1ZiIA 852 SCALE _ REVISIO SHEET 35
* APPLICATION REVISIONS
iEXTASSEMBL' USED ON LTR DESCRIPTION ,A I F r_ _PV
X1 Initial Release
X2 Incorporated changes prior ,'- @;-'
to First Usaae - -
X3 Change -6.9V to -6.1V 6-18-'3 't1
X4 Change 6000mw to 7000mw, "A
pages 10, 17, 19, 30. 7- '-73 4'
,TERISM.!;DICATES BATA Change weight from 6.0 toHICH "I Ntn% ,,,..i TORY
!FOR I% FC ,'ATION ONLY. 6.5 pounds, page 2.
THIS DOCUIENT
CLEAPED TUROUGH
QA RECORDS CENEt
X 41 Xl X1 X1 Xl 1X1fIII
.EET 7 28129 30 31 32 33 34135
VSTATUS REV -: xixlxX X1. X x4 X  l x3 X4 X4 X1 X1 X1 X11XI
SHEETS SHEET 1 23 4 5 6 7 8 910 111213 15 13 17 1 1920 21 22 23 24, 5 2
R ASSOCIATED LISTS SEE
ERPRET DRAMi:i; lN ACCCRDANCE WITH STANDARDS PRESCR!,. D BY
LESS THEri'; ,'E SPIFiEC OR BY H. Tweed ,4j IP7C1 /821 EASI 1,D WELL ROAD
iHES AG Ei; SE. FR Governr,nt E ctrc, Divis;, / SCOT! ALE, ARIZONA 35 2
TOLERACES SF :OTE .* J 339
TERIA ACCELrTANCE TEST DATA ElETslTERIA, S 5-23163
.t , , LO p t . DO I.: S PA C -
,Pl ,., Lc E U , , iT .. . .
-
PPVED/- . *., A 94990 ].2-P13721D
PPROVED OTEF
SCALE ISHEET I OF 35
1. SCOPE
This test data sheet is to be used to record data as required
by the Acceptance Test Procedure for the Low Pover Random
Access Spacecraft Memory.
2. REFERENCE INFORM ATION
2.1 SPECIFICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P13722D Acceptance Test Procedure, Low
Power Random Access Spacecraft
Memory
3. TEST DATA
Unit S/N /O / Start Date of Tests 2-3- 7-
Tested by 2/ 3
ATP PARA. NO.
3.1 EQUIVALENT TEST EQUIPIENT
b GI TEC z C DMM
4. PHYSICAL CA'.RACTERISTICS Limit
6.1 WE IG IT
Weight of LP-I1ASM Pounds 6.5 pounds
'.7
(.er;nnl m:lteLrIncS 'ii:.n A 94990 1-P13'21D
2n1 F[. I.c00\.,LL ROAD
SCOTTSDALE, A:i ,ZONA b85252 SCALE REVISION ISRE T 2
8/N Date of Test
Tested By
6.2 DIMENSIONS Limit
. / H- = inches
W = inches
MW- inches
D - inches
MD- inches
V = X W X.D - inches3  < 160 inches3
iSIZE CODE IDENT NO. DWG NO.
Goverr;ment El.ctronics ivision A 9.990
12-1113721D
8201 E. McDOWELL ROADSCOTTDALE, ARIZONA 85252 ISCALE TREVISIO N  ISHEET 3
MPItS19 -1A-169 DWG FORMAT
S/N ) / Date of Test Z-/3- 74
Tested By 7._ .
7.4 CHASSIS ISOLATION - Limit
Impedance > j i- . 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd ma N/tA _ 2 ma
Current.from 2.4V to INITIATE PULSE __ a 20 a
7.5.3 Current from MEM SEL 1 to Gnd ra 2 ma
Current from 2.4V to MEM SEL 1 a 20 Ja
7.5.4 Current from MEM SEL 2 to Gnd ma _ 2 ma
Current from 2.4V to MEM SEL 2 va 20v a
Current from MEM SEL 3 to Gnd ma . 2 ma
Current from 2.4V to MEL SEL 3 a < 20 a
Current from MEM SEL 4 to Gnd ma - 2 ma
Current from 2.4V to MEM SEL 4 4 a 520 a
7.5.5 Current from READ/WRITE to Gnd ma i 2 ma
Current from 2.4V to READ/WRITE -;a 20 a
0
7.5.6 Current from ADDRESS 2 to Gnd ma - 2 ma
Current from 2.4V to ADDRESS 20 _ea 20 a
O.IZE 'CuDE iDHI T U. "'IU r1.
Government Electronics Division A 94990 12-P1372LD
8201 E. McDOV ELL ROAD
SCOTTSDALE. ARIZONA 85252" SCALE REVISION ISHEET 4
S/N 0 Date of Test -, '_ _
Tested By 't-
Limits
Current from ADDRESS 2 to Gnd ma _ 2 ma
Current from 2.4V to ADDRESS 21, a 4204a
Current from ADDRESS 22 to Gnd ma s 2 ma
Current from 2.4V to ADDRESS 22 a 20 a
Current from ADDRESS 23 to Gnd ma z 2 ma
Current from 2.4V to ADDRESS 23 a !_ 20 a
Current from ADDRESS 24 to Gnd ma i 2 ma
Current from 2.4V to ADDRESS 2 a /20 )a
0' TO;2 £.A 1~,;r.~ SIZE CODE IDENT NO. DWG NO.
Governmcn Electronics Division A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252. SCALE IREVISION .SHEET 5
S/N If Q Date of Test 2 --1>-75
Tested By 
_'_ 
__
Limits
Ciirrent from ADDRESS 2 to Gnd Al/A m 29 m.
Current from 2.4V to ADDRESS 25 /a 20/a
Current from ADDRESS 26 to Gnd ma .4 2 ma
Current from 2.4V to ADDRESS 25 ,.ia - 20jJa
Current from ADDRESS 27 to Gnd ma c. 2 ma
Current from 2.4V to ADDRESS 2 7 ua dL- 20Ja
Current from ADDRESS 28 to Gnd ma L 2 ma
Current from 2.4V to ADDRESS 28 a -e- 200a
Current from ADDRESS 29 to Gnd ma -f- 2 ma
Current from 2.4V to ADDRESS 2 ,Ja :_ 20 /a
Current from ADDRESS 210 to Gnd ma 4d 2 ma
Current from 2.4V to ADDRESS 210 a _- 20/Ja
Current from ADDRESS 2 to Gnd ma 4 2 ma
11 rv dr-
Current from 2.4V to ADDRESS 211 a 20,a
Current from DATA IN BIT 0 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 0 Vl/q a 20 pa
MOTO O.7O A 1j . SIZE CODE IDENT NO. DWIG NO.
Government Electrrnics Divisior, A 94990 12- P;72
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISIOI SNEET 6
'w4-849-I0A-3/0G DWG FORAT
S/N 1 1 Date of Test 23-7-/
Tested By f
Limits
Current from DATA IN BIT 1 to Gnd j/A ma 1_ 2 ma
Current from 2.4V to DATA IN BIT 1 a A. 20 A aa
Current from DATA IN BIT 2 to Gnd ma L 2 ma
Current from 2.4V to DATA IN BIT 2 . a 20 a
Current from DATA IN BIT 3 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 3 a <20/a
Current from DATA IN BIT 4 to Gnd ma .2 ma
Current from 2.4V to DATA IN BIT 4 a 20/Ja
Current from DATA IN BIT 5 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 5 - a 20/a
Current from DATA IN BIT 6 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 6 ____1a 20/da
Current from DATA IN BIT 7 to Gnd ma L 2 ma
Current from 2.4V to DATA IN BIT 7 a 20/a
Current from DATA IN BIT 8 to Gnd ma ~2 ma
Current from 2.4V to DATA IN BIT 8 a 20/1a
Current from DATA IN BIT 9 to Gnd ma < 2 ma
Current from 2.4V to DATA IN BIT 9 jd_a 4 20iJa
SSIZE CODE IDENT NO. D',' NO.
Goverrmcnt Electroniics Div,_ion A 94990 12-P13721D
8201 E. McDOWELL R.OAD
SCOTTSDALE, ARIZONA 5252 ISCALE IREVISION ISHEET 7
S/N jj Date of Test 4-_1 -0
Tested By $/'fi
Limits
Current from DATA IN BIT 10 to Gnd /A ma 2 ma
Current from 2.4V to DATA IN BIT 10 Va 2Wa
Current from DATA IN BIT 11 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 11 /a 20&o a
Current from DATA IN BIT 12 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 12 1 a -20/Ia
Current from DATA IN BIT 13 to Gnd . ma . 2 ma
Current from 2.4V to DATA IN BIT 14 Ja ) 20pa
Current from DATA IN BIT 14 to Gnd 'ma 2 ma
Current from 2.4V to DATA IN BIT 14 a 20,LOa
Current from DATA IN BIT 15 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 15 /a : 20/a
Current from DATA IN BIT 16 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 17 /a ~20 Ja
Current from DATA IN BIT 17 to Gnd ma A 2 ma
Current from 2.4V to DATA IN BIT 17 L/j ja i20/Ja
bO TCOROLA P-)i SVE CODE WIENT NO. DWC NO.
G(overnrint L c troc, Livision A 94990 12- P1 . 21D
8201 E. McDOWELL ROAD
SCOTTSLALE. ARIZOTA _e52 SCALE REVISION SHEET 8
i1,, , j i _ ,x
SS/N , ,Date of Test 2-?-1
Tested By F-Ve
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7.6.3 READ COMPLETE voltage k/ my - 100 
my
7;6.4 DATA OUT BIT 0 voltage myv -
100 my
DATA OUT BIT 1 voltage my - 100 
my
DATA OUT BIT 2 voltage my 3 100 my
DATA OUT BIT 3 voltage my S 100 my
DATA OUT BIT 4 voltage my :5 100 
my
DATA OUT BIT 5 voltage my 1 100 
my
DATA OUT BIT 6 voltage my !5 100 my
DATA OUT BIT 7 voltage myv 100 my
DATA OUT BIT 8 voltage av - 100 mv
DATA OUT BIT 9 voltage my 
z 100 my
DATA OUT BIT 10 voltage my _ 100 myv
DATA OUT BIT 11 voltage my 100 my
DATA OUT BIT 12 voltage my 100 mv
DATA OUT BIT 13 voltage mvy 100 my
DATA OUT BIT 14 voltage my 100 my
DATA OUT BIT 15 voltage my - 100 my
DATA OUT BIT 16 voltage my : 100 my
DATA OUT BIT 17 voltage my y 100 my
RrOTOROLA /iO. SIZE CODE 1DFEN NO. DY:G rNO.
Government Electronics Division A 94990 .1
MI A. McDOWELL ROAD
C&TTSSALE.ARIZNA 85252 CALE REVISION SHEET
S/N /0/ Date of Test 2- 3-rp
Tested By .f
Limits
7.7 POWER CONSUMPTION (250C)
7.7.1 Memory +5V Voltage t9t)L Volts
Memory -6.1V voltage -6 /0 Volts
+5V Current g,q n .
+5V Power mW , S ,,-
7.7.2 Memory -6.1V Current , ma
Memory -6.1V Power 2 /, mw
7.7.3 Total Memory Idle Power, * Pw 170 mw max
7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage .-. , I Volts
+5V Current , 70 ma
+5V Power 33 50 7 42 mw .
7.7.6 Memory -6.1V Current 250O ma
Memory -6.1V Power / c-<- mw
7.7.7 Total Active Power / 7 mw 7000 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay \ /A ns 500 ns max.
Duration A /A ns 250 ns ain
450 ns max.
' . " ,' SIZE COPE IDENT NO. DlLG NO.
GovLrrlment luctr-)tc., Dviei A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALF, ARIZONA 85252 SCALE REVISION SHEET 0
&q nlf FhQMAT AL
S/ lot* Date of Test 2 -I -
Tested by ___ _ ___
LIMITS
7.8.7 READ COMPLETE/DATA OUTPUT TIMING
&
7..8 DO-O OK A REJECT
DO-1 OK REJECT
DO-2 OK REIECTr
DO-3 OK REJECT
DO-4 (OX REJECT
DO-5 OK REJECT_
DO-6 OK REJECT
DO-7 O REJECTr RFER TOTEST PROC.
DDI-8 OKg eECT_
DO-9 - OK REJECT
DO-10 OK REJECT
DO-11 OK RE.ECT
DO- 12 g , C
DO-13 OK
DO-13 03 REJECT_ _
DO-14 OK REJECT
DO-15 OK REJECT
DO-16 OK REJECT
DO-17 OK I, REJECT
rAQT 0rc lOLA IP G SIZE CODE IDENT NO. DWG NO.
Government Electronicst ivision A 94990 12P13721D
8201 E. McDOWELL ROAD
S~ TTSDALE. ARIZMA 8525 REVISION SHEET 11
Date of Test 2-/3-7
~SQ /Tested By
Limits
7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No.
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No 4
Yes Address- Bits 0 errors
7.10.7 Did an error occur?
a) No
Yes Address Bits 0 errors
OT O lirt.SIZE CODE DENT NO. DWG NO.
Goernm nt Electonics Di,,sion A 94990 12-P13721D
8201 E. IkDOWELL ROAD
SCOTTSDALE, AHILONA 85252 SCALE REVISION SHEET 12
AV-2-B.b9M1)0A-1/69 DIC FORMAT
SA / / Date of Test 23nL
. Tested By &
Limits
b) No
Yes Address Bits 0 errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11.7 Did an error occur?
7.11.9 No
Yes Address Bits 0 errors
7.12 MEMORY SELECT TEST
7.12.3 Address a @ (Octal) 0000
7.12.4 Address 0001 jc00 (Octal) 0000
0010 0oo (Octal) 0000
0011 o Z£ (Octal) 0000
0100 0O (Octal) 0000
0101 _-9O (Octal) - 0000
0110 wPo (Octal) 0000
0111 Oooa (Octal) 0000
1000 4Qop (Octal) 0000
1001 a0a .(Octal ' 0000
1010 o06O (Octal) 0000
",-r . SIZE OE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-PI3721D
8201 1 McDOWELL ROADi SCOTTSDALE, ARIZONA 85252 SCALE REVFISon SHEET 13
'Alf.7-omwiro '-VAQ;k nWr, FnF ,jT Sc
S/N Jo Date of Test .-/3~- /
Tested By 1ft
e Limits
Address 1011 ppo (Octal) 0%
1100 0 (Octal) 0000
1101 C Co (Octal) 0000
1110 oooa (Octal) 0000
7.12.6 Did an error occur?
NoF
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No4
Yes Address Bits 0 errors
No 4
Yes Address Bits 0 errors
TSOTOROLA IZC. SIZE CODE IDENT NO. D, G NO.
Government Electronics Division A 94990 12-P13721D
821 E. MDOWELL ROAD
SCOTTSALE, ARmZ A 8525 SCALE REVISION SHEET . 14
iat tabs IM.tmtt nut rE L iy• i
S/N /L/ Date of Test Zj-/-7-
Tested By
Limits
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
S O SIZE CODE IDENT NO DWG NO.
Government Electronics Division A 94990 12-P13721D
8901 L McDOWLL ROAD
SrOTTSnALE, A IZONA 85252 clI F IRFVlnN iSHEET 15
b~s /1 / Date of Test 2-/3-74
- . * Tested by a_ 
_e
TEMPERATURE TEST 45 0 C at 9;o5A Limits
8.2. 1 Did any errors occur?
Yes Address 0 Errors
Bits
8.2.3 Did any errors occur?
Yes Address 0 Errors
Bits --
&.2.4 HIGH TEMPERATURE
Thermal Resistance
50 minutes /j75iK ohms
60 minutes I/,1 K ohms % change 7, '"
70 minutes LS2 K ohms % change -3
80 minutes S K ohms % change .
90 minutes K ohms % change
S.2.5 -6.1V Voltage 
- O Volts +5V Voltage ~5 Volts
-6.1V Current ~- 2 ma +5V Current /0 ma
-6.1V Power 333 mw +5V Power ~ my
Total Memory Idle Power 95 f mw 170 0w max.
bV~OLO/ IO/!IN. SIZE CODE IDENT NO. DWG NO.
Jovernment lect,orics Division A 94990 12 -P13721D
8201 .. cDOWELL ROUAD
SCOTTSDALE. ARIZONA 85252 SCALE REVISION SHEET 1624>i3-2i4O)A-16 DWG FORI.IAT *
sIN //0 Date of Test 2- 1-7
- * Tested by
.8I.6 Did an error occur? Li mi t.
No
Yes Address Bit 0 errors
8S2.7 -6.1V Voltage -~6,C Volts +5V VoltageS,2-Volts
-6.1V Current 300 ma +5V Current 7 ma
-6.1V Power / mw +5V Power /) mwv
Total Memory Operate Power .39/.3 mw 7000 mw max.
8.2.& WC a) Did an error occur?
Yes Address Bits 0 Errors
WC b) Did an error occur?
Yes Address Bits 0 Errors
WC c) 1 an error occur
Yes Address Bits 0 Errors
WC d) Did an error occur?
Yes Address Bits 0 .rrors
TOROLA JO. sZl cooD. IDUNTr IJ. U..Ci Ou.
Government Electronics Division A 94990 12-P 3-721.
mI E. MUeDWELL ROAD
SCOTTSDAL, ARIZONA 85252. SCALE REVISION S:1EET 17
DATE of TEST 2 1,,j-
S I N T e s t e d b y 0 "
8.2.10 Did any errors occur? 
Limits
No 4
Yes Address 0 Errors
Bits
8.2.11 Did an error occur?
No Z
Yes Address 0 Errors
Bits
8.3 Low Temperature -,O© at IZ;.2-s
8.3.3 Did any errors occur?
No 4
Yes Address Errors
Bits
8.3.5 Did any errors occur?
No
Yes Address 0 Errors
Bits
" ..- .. r 7si7E% 1 COO IJL' r N 0. 1t',';G No.
Gvc:, rlnm(rt £.ctruiC. ivie,;l lnr A 94990 12-P13:721D
8201 E. N DOWEI.i. ROAD
SCOTI D:L.E, A'r..IlCOkA ,25, SCALE REVISION IHEET 18
S/n /0( Date of Test - -
Tested By __
8.36 LOW TEMPERATURE I
Thermal Resistance
150 minutes j,. 0O ohms
160 minutes IS2, I I ohms % change 2. /
170 minutes K ohms % change
180 minutes _ ohms % change
190 minutes K ohms % change
8.3.7 Did an error occur? Limits
Yes Address Bits 0 Errors
8.3.8 -6.17 Voltage-(f Volta +5V Voltage S26 Volts
-6.1V Current 1 6ma +5V Current ma -
-6 .iV Power 7, my +V Pofi; .. my
Total Memory Idle Power / amv 170 my max.
8.3.9 -6.1V VoltVolt +V Voltage 2!-! 5Volts
-6.1V Current 22-0ma +5V Current ma
-6.17 Power / 2 L mw +5V Powerc- ~ my
Total Memory Operate Power 632 a/ 7000 mw max.
rviOTOROM' lO SIZE CODE IDENT NO. D7:G NO.
Governrment Electronics Division A 94990 12-? P372JD
01 E. cDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE- IREVISION SHEET 19
S/N ___ ___Date of Test ,2 -1-79
Tested By ,p .
8.3.10 Did an error occur? Limits
No
Yes Address Bits 0 Errors
8.3.11 WC a) Did an error occur?
No
Yes Address Bits 0 Errors
WC b) Did an error occur?
No
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
Yes Address Bits 0 Errors
WC d) Did an error occur?
No
Yes Address Bits 0 Errors
8.3.13 Did any errors occur?
No
Yes Address Bits " 0 Errors
ov2rnmnt Elh: !ronics oivior A 99 0 :1-I:P
8201 E. McDOWELL ROAD ..
SCOTTSDALL, ARIZONA 85252 SCALE REVIS10(N :HET 20
2-B-199H-100A-3 69 DWG FORMAT
S/N ,/i Date of Test
Tested by
Limits
9. VACUUM TEST
9.2 Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
9.2.1 Fast Decompression
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
9.2.2 Hard Vacuum
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
10. VIBRATION TEST
Date Tested by
SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
MOTORO:L'LA 1SIZE CODE IDENT NO. DG NO.
(overnment EJectronics Division A 94990 12-P13721D
8V.! E. McDOWELL ROAD
SCOTTSiALE. ARIZuA 85252. JCAI F SIF4VIEON I EET 21
s/D /A ate of Test
Tested by
Axis Y - Did Any Bit Error Occur? Limits
No
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
BANDOM VIBRATION
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
Axis Y - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
ii. SHOCK TEST
Date Tested By
6 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes - Address 
_ Bits_ 0 Errors
P4OTOC ON A PjC. ZE CODE IDENT l. D'IG O.
Governme:;t Electrjnics Division A 94990 12-3*11n /1
=1 E. McDO WELL ROAD
SCOTISDALE. ARIZOMA 85252 SCALE REVISION ISHEET 22
aL % AA I ~ .. , a M7, rr- 
S/N 41/A Date of Test
Tested by
Limits
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
12 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
k7OTORF3bDNf'8JC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P.3721D
8201 E. McDOtWELL ROAD
SCOTTSDALE. ARIZONA 85252 rSCALE REVISION ISHEET 23
S/N X/4 Date of Test
Tested By
7.4 CHASSIS ISOLATION Limit
Impedance Z 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd ma tS 2 ma
Current from 2.4V to INITIATE PULSE -a I 2 0 a
7.5.3 Current from MEM SEL 1 to Gnd Ma . 2 ma
Current from 2.4V to MEM SEL 1 la w20 a
7.5.4 Current from MEM SEL 2 to Gnd an 2 ma
Current from 2.4V to MME SEL 2 qa 20 p a
Current from MEM SEL 3 to Gnd ma 2 ma
Current from 2.4V to MEL SEL 3 ra -20 a
Current from MEM SEL 4 to Gnd ma $ 2 ma
Current from 2.4V to MM SEL 4 Fla 20 P a
7.5.5 Current from READ/WRITE to Gnd ma 5 2 ma
Current from 2.4V to READ/WRITE a 20 a
0
7.5.6 Current from ADDRESS 2 to Gnd ma - 2 ma
Current from 2.4V to ADDRESS 20  a t 20 a
* S I Z r .1ILE U D E 1UtiLT l; O. DV,'G N:O.
over,,ment Elcclionics Division A 94990 12-P13721D
8701 E. ROr D;F, .ELL UA  r
epn'TT~n l.t I .i L j l .A.',5.3 rrtI, l"I A TI - r
t /A D of' Tcvt
Tosted By
Limits
Current from ADDRESS 21 to Gnd ma - 2 ma
Current from 2.4V to ADDRESS 21 pa _ 20 4a
Current from ADDRESS 22 to Gnd ma _ 2 ma
Current from 2.4V to ADDRESS 22 pa i 20 a
Current from ADDRESS 23 to Gnd ma 6 2 ma
Current from 2.4V to ADDRESS 23 ua 20 a
Current from ADDRESS 24 to Gnd ma S 2 ma
Current from 2.4V to ADDRESS 24 ,a _20 a
CGvernmenr Elect onics Division A 94990
8201 E. cDOWELL ROAD
.SCGTTCALE. ARZOIA ?252. SCALE - IREVISON ISHEET 25
S/N__ Date of Test
Tested By
Limits
Current from ADDRESS 25 to Gnd ma :S 2 ma
Current from 2.4V to ADDRESS 25 0ua .- 20/*a
Current from ADDRESS 26 to Gnd ma . 2 ma
Current from 2.4V to ADDRESS 25 .a _ 20i/a
Current from ADDRESS 2 to Gnd ma -e 2 ma
Current from 2.4V to ADDRESS 27 ,a ( 20a
Current from ADDRESS 28 to Gnd ma L 2 ma
Current from 2.4V to ADDRESS 2 8 a _ 20/Ja
Current from ADDRESS 29 to Gnd ma - 2 a,
Current from 2.4V to ADDRESS 29  Ja : 20/Ja
Current from ADDRESS 2 to Gnd ma 4 2 ma
Current from 2.4V to ADDRESS 210 AJa _ , 20lJa
Current from ADDRESS 211 to Gnd ma ,- 2 ma
Current from 2.4V to ADDRESS .211 _ja .20pa
Current from DATA IN BIT 0 to Gnd ma 4- 2 ma
Current from 2.4V to DATA IN BIT 0 __ a 20 ;a
. , . , . , . a YS/L COi I)Er, I [,). D,. jAQ
(P/I tt I Irtorm e e',,A 941990 12-P13721D
S8 1I. l, n;- I R H A
SCOTIT"JALL, AIlZnIA 8W25? SCALE REVISION SHEET
S/n / Date of Test
Tested By '
Limit s
Current from DATA IN BIT 1 to Gnd ma - 2 ma
Current from 2.4V to DATA IN BIT 1 .a 20A.a
Current from DATA IN BIT 2 to Gnd ma 1 2 ma
Current from 2.4V to DATA IN BIT 2 AP. 20/ a
Current from DATA IN BIT 3 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 3 pa 20/ a
Current from DATA IN BIT 4 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 4 wa 20-1a
Current from DATA IN BIT 5 to Gnd. ma 4 2 ma
Current from 2.4V to DATA IN BIT 5 p- ta .20).a
Current from DATA IN BIT 6 to Gnd am 2 ma
Current from 2.4V to DATA IN BIT 6 4ja _20,-a
Current from DATA IN BIT 7 to Gnd _ ma / 2 ma
Current from DATA IN BIT 8 to Gnd ma ma
Current from 2.4V to DATA IN BIT 8 AJa <20,,*a
Current from DATA IN BIT 9 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 9 i ja < 20pa
pr ~ ~ SIZE COL)E IDEU1T 1,0. ODV'G NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDO"ELL ROAD
TMU * " r; " t; , " IIln "'-II FFT "7
sn / Date of Test
Tested By
Limits
Current from DATA IN BIT 10 to Gnd ma .- 2 
ma
Current from 2.4V to DATA IN BIT 10 y 20Yia .
Current from DATA IN BIT 11 to Gnd ma ' 
2 ma
Current from 2.4V to DATA IN BIT 11 c/& 20/4 a
Current from DATA IN BIT 12 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 12 /a '20p a
Current from DATA IN BIT 13 to Gnd ma 
2 ma
Current from 2.4V to DATA IN BIT 14 4 Ja 201fra
Current from DATA IN BIT 14 to Gnd ma - 2 ma
Current from 2.4V to DATA IN BIT 14 a ~ 0ZJa
Current from DATA IN BIT 15 to Gnd ma ~ 2 ma
Current from 2.4V to DATA IN BIT 15 i/a 20, a
Current from DATA IN BIT 16 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 17 t Ja 20/.Ia
Current from DATA IN BIT 17 to Gnd ma L 2 ma
Current from 2.4V to DATA IN BIT 17 a L20/Ja
OTO OL IN . SIZE CODL IDE)NT 10. [)G NO.
.,,Government Electronics Division A 94990 12-P13721D
.S/N 14 Date of Test
Tested By
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7.6.3 READ COMPLETE voltage my 
- 100 my
7.6.4 DATA OUT BIT 0 voltage my 
t 100 mv
DATA OUT BIT 1 voltage myv 
100 mv
DATA OUT BIT 2 voltage my W 100 
mv
DATA OUT BIT 3 v'oltage my 
!5 100 mv
DATA OUT BIT 4 voltage my 
- 100 mv
DATA OUT BIT 5 voltage my 
-100 my
DATA OUT BIT 6 voltage vmy 
.. 100 my
DATA OUT BIT 7 voltage my V 100 V
DATA OUT BIT 8 voltage _mv 
100 my
DATA OUT BIT 9 voltage mv 
_E 100 my
DATA OUT BIT 10 voltage my 
100 mv
DATA OUT BIT 11 voltage my 100 my
DATA OUT BIT 12 voltage mv 
--100 my.
DATA OUT BIT 13 voltage myv -7- 100 my
DATA OUT BIT 14 voltage my .. 
100 mv
DATA OUT BIT 15 voltage my 
-100 my
DATA OUT BIT 16 voltage my -100 my
DATA OUT BIT 17 voltage my : 100 
my
, ,,,, I I e SIZE COU IDLP( l W. D-G NO.
Government Electronics Div iion A 04990 12-P13721D
8201 E. McDOO"ELL ROAD
SCOTTSDALE. A,.ILtlA 85252 rALE REVISION rSHEET .29
SS/N Ai_ Date of Test
Tested By
Limits
7.7 POWER CONSUMPTION (25 C)
7.7.1 MEemory +5V Voltage Volts
Memory -6.1V voltage- Volts
+5V Current ma
+5V Power mw
7.7.2 Memory -6.iV Current ma
Memory -6.IV Power mw
7.7.3 Total Memory Idle Power w 170 mw max
7.7.5 Memory +5V Voltage Volts
Memory -6.1V Voltage Volts
+5V Current ma
+5V Power mw
7.7.6 Memory -6.1V Current ma
Memory -6.1V Power mw
7.7.7 Total Active Power mw 7 0 0 0 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay ns 500 ns max.
Duration _ ns 250 ns min
450 ns max.
I, .,, , - T .SI.L CODE IDET NO. U36h. NO.
Governmeont L ctronics Uivision A 94990 1 2-P13721D
8201 E. McD 0 Et L ROAD
SCTTSQALE, ARIZa- 85252 . SCALE IRaEVSiON ISH EET 30
S/N .. L Date of Test
Tested by
LIMITS
.7. LEAD :COMPLETE/DATA OUTPUT TIMING
7.8.8
DO-O OK REJECT
DO-1 OK REJECT
DO-2' OK REJECT
DO-3 OK REJECT
DO-4 OK REJECT
DO-5 OK REJECT
DO-6 OK REJECT
DO-7 OK REJECT REFER TO
TEST PROC.
DO-8 OK REJECT
DO-9 OK REJECT
DO-10 OK REJECT
DO-11 OK REJECT
DO- 12 OK REJECT
DO-13 OE REJECT
DO-14 OK REJECT
DO-15 OK REJECT
DO-16 OK REJECT
DO-17 OK REJECT
O i SIZE CODE IDENT NO. DiG NO.
Covernmert Electronics Division A 94990 12-P13721D
o1 E. c.DOWELL ROAD
SCOTTSDALE. ARIZOJA 8525?2 SCALE' REVISION ISHEET 31
S/N XI/A Date of Test
Tested By
Limits
7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No '
Yes Address Bits 0 errors
7.10.7 Did an error occur?
a) No
Yes Address Bits 0 errors
'* .- i *" 'Is SIL COU IDFN T NO. L';'G NO.
Government Electronics Division A 94990 12-P13721D
8201 E. WMDOV'ELL ROAD - I
SCOTTMALF AkIZOlA 8,252 Cpl F • |PFVISIlfnl1 . ''4FF'T -r
Date of Test
Tested By __
Limits
b) No
Yes Address Bits 0 errors
C') No -
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11.7 Did an error occur?
&
7.11.9 No
Yes Address Bits 0 errors
7.12 ME ORY SELECT TEST
7.12.3 Address (Octal) 0000
7.12.4 Address 0001 - (Octal) 0000
0010 (Octal) 0000
0011 (Octal) 0000
0100 (Octal) 0000
0101 (Octal) 0000
0110 (Octal) .0000
0111 (Octal) 0000
1000 (Octal) 0000
1001 (Octal) 0000
1010 (Octal) 0000
r,, - -", , SIE LODE I[EJN T 1'. AI9,9t hM.o
Sowernment Electronics Division A 94990 12- P13721D
S/N f Date of Test
Tested By
Limits
Address 1011 (Octal) 0000
1100 (Octal) 0000
1101 (Octal) 0000
1110 (Octal) : 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No
Yes Address Bits O errors
7.13.3 Did an error occur?
No
Yes Address Bits 0 errors
3o0vcr,,net Il,'ctrolm. Divi,,m A 94990 i12-P13721D
8201 E. I.c0:c'.ELL ROAD
SCOTTSOALF. ArtIZG:4 ,5252 k rnl F tIri' #-f v - "
Date of Test -,
Tested By -f,.
q Limits
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
I01 E. -cCOELL ROAD
ni-rcnj - - tjw- 2,,)r )- Oki
SAPPLICATiON REVISIONS
s A L ' .I A T
...... D SC IPT O N (A T E A PP.O V L
.y ---------_ - .
X1 Initial Release .. ..-
X2 Incorporated changes prior 34.-73 q
" -. ._- a.ie -.-. ]- - 't --6 i .- ..... " - 18 -3  "' I
X3 Chanve - .9V o -6.iV -18 3
X4 Change 6000mw to 7000mw,
pages 10, 17, 19, 30. 7- /
ASTERiSK INDICATES DATA Change weight from 6.0 to
WHICH! IS N!,'ANDATORY 65 pounds, page 2
-FOR INFOJ.ATION ONLY. 6.5 pounds, page 2.
THIS DOCUMENT
CLEARED THROUGH
0 A RECORDS CENE
REV X X 4... 4.J.X3 X1. X1.. 1x xi. .
SHEET 7 28 9 0 31 32331334 35
EV STATUS REV ix x1 X1 i x X4 X1 X1i X X1x .- jX X .1 1. xX
OF S!EI'S .EET 12 3 4 6. 7 8 91011'12 13 14 1511G7 181 120 21 22 2 2-23
FOR ASSOCIATED L ISTS SEE
ITNTERfPRT LRA\VI G I : ACC :DAN CE 'ITH STANDARDS PRESCRIBED BY
ULES3OTIIERl' ISE SP'CIFIE- 0R BY II. Tved /0r O 8201 ST .. . .R.A
AI.L DlMLNSIOiNS At IK BY SCOTTSD, tL.[, ,;RIZON, ,r.
INCHES AND END USE. f G ve nment Electrn ics Pivs; n .
TOLERAICES SEE :TE '.FG iOJ 43 39
,ATERiAL: " NAS 5-23,3 ACCEIPTANCE TIST DATA STET,in AS 5-2316:3 LO' POWER RAIDr.,I ACCESS S.PACE-
L CrAFT MI'.TRY P!L NO. O"-lI370Dr
APPRO',D 1 !.Z CO D F. ID NT NO. D! k. N .
A 94990 12-Pl::721D
SCALE O SET F a
1. SCOPE
-.. .-This test- data sheet is to be used to reoerd data as required - -
by the Acceptance Test Procedure for the Low Power Random
Access Spacecraft Memory.
2. REFERENCE INFORMATION
2.1 SPECIFICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P13722D Acceptance Test Procedure, Low
Power Random Access Spacecraft
Memory
3. TEST DATA
Unit S/N / / Start Date of Tests
Tested by C ((c
ATP PARA. NO.
3.1 EQUIVALENT TEST EQUIPMENT
4. PHYSICAL CHARACTERISTICS Limit
6.1 WEIGHT
Weight of LP-RASM = (. /5 Pounds 6.5 pounds
M0TOROLA IN. SIZF C')DE IDENT NO. UWG NO.
Government Electronics Divisini A 94990 12-P13721D
,'P01 E. Mc G0';E L PnAD
SCOTTS~ALE, tfUtZA 5252 SCALE RL EViON SHEET 2 -
lr,;, 'kI 'Q UV' f,-i A
S/N / 2 Date of Test 7-2 _ X
Tested By __
6.2 DIMENSIONS Limit
H 2.890 inches
W = ." Q inches
MW= -9(/ inches
D 6. 3 / inches
MD=  7o/ ' inches
V - H X W X D = / - 7 inches3 < 160 inches3
OTOR-OLA rIN . SIZE CODE IDENT NO. DWG NO.
Government Electronics DiviSion A 94990 12-P?721D
.2l E. '.icDOWE.L ROAD
... OTTS;AL. ARFIZA 3252 SCL E IREVISION , HET .3
S/N /'2 Date of Test t-43
Tested By 4-
7.4 CHASSIS ISOLATION Limit
Impedance > /o0 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULS to Gnd/,Ofma 1 2 ma
Current :from 2.4V to INITIA PULSE/Lpa -e 20 a
7.5.3 Current from MEM SEL 1 to Gnd v Ina cc 2 ma
Current from 2.4V to MEM SEL 1 L a 2a0 a
7.5.4 Current from MEM SEL 2 to Gnd / ma 2 ma
Current from 2.4V to MEM SEL 2 a 20 a
Current from MEM SEL 3 to Gnd / ~ ma 4 2 ma
Current from 2.4V to MEL SEL 3 /,0O a < 20 a
Current from MEM' SEL 4 to Gnd / // .m 4 2 ma
Current from 2.4V to MEM SEL 4 .: ~ 20 a
7.5.5 Current from RFAD/WRITE to Cnd .77 ma \ 2 :a
Current from 2.4V to READ/WRITE /4/3 ,ja 20t a
7.5.6 Current from ADDPRESS 20 to Gnd /, _ _ ma -. 2 ma
Current from 2.4V to ADDRESS 20 -a 20 .
- S ., - /..
RO T ,LA N. .SIZE CODE IDENT NU. DWf NO.
Government Electronmcs Divisior. A 94990 12-P13721D
82G1 E. i.C'J tLL ROAD
SCCTTq4LTE, Is'':A BE" LEVISON SHEET 4
S/N Datc of Test
Tested By
...- -- --- . .- Limits
Current from ADDRESS 2 to Gnd O ma i, 2 ma
Current from 2.4V to ADDRESS 21 F pa 20 ja
Current from ADDRESS 22 to Gnd , 7 ma . 2 ma
Current from 2.4V to ADDRESS 22 , S a s. 20 a
Current from ADDRESS 23 to Gnd /.I ma 6 2 ma
Current from 2.4V to ADDRESS 23_t4 a !_ 20p a
Current from ADDRESS 24 to Gnd . 3- ma -S 2 ma
Current from 2.4V to ADDRESS 24 ~a 20 a
iMOTOROLA 111 . SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P1.'721D
82GI E. r.'cOWELL ROAD
SCOTTSDALE. ARIZONA 85252 SCALE REVISON SHEET 5
in ,- i . . -' Fo l-" F r '1 T
S/N Date of Test
Tested By
.. . ..... . . . ...... .. .. L im its
Current from ADDRESS 2- to Gnd 7 ma 4 2 ma
Current from 2.4V to ADDRESS 25 .b__ Ja ,L 20/Ja
Current from ADDRESS 26 to Gnd / ma 4 2 ma
Current from 2.4V to ADDRESS 25 _ ya a 20O/a
Current from ADDRESS 2 to Gnd 76~9 ~ ma . - 2 ma
Current from 2.4V to ADDRESS 2 J Ja 20/Ua
Current from ADDRESS 28 to Gnd 39 ma _ 2 ma
Current from 2.4V to ADDRESS 28  / a 20/a
Current from ADDRESS 2 to Gnd f_ ma 2 ma
Current from 2.4V to ADDRESS 2 , p Ja E 20/a
10Current from ADDRESS 2 to Gnd , ~ ma 2 ma
Current from 2.4V to ADDRESS 210 *1 / a 20,a
Current from ADDRESS 211 to Gnd _ S ma A 2 ma
Current from 2.4V to ADDRESS 211 /, 3 a 20pa
Current from DATA IN BIT 0 to Gnd , ma 2 ma
Current from 2.4V to DATA IN BIT 0 o 2 a 
__ 
2 0.Ja
fMOTO ' OLA INC. SIZE CODE IDENT NO. WG NO.
Government Electronics Division A 94990 12- PI1721D
201 E. fl.rDOWELL ROAD
SCOTTSDALE, ARI.2 IiA 8252 SCALE IREVISION $HEET - 6
A l i , it ' ' : - r r r '-, ., T
S/N Date of Test
Tested By
- --- -- Limits
Current from DATA IN BIT 1 to Gnd , 3 7 ma . 2 ma
Current from 2.4V to DATA IN BIT 1 ,62 pa _20-Aa
Current from DATA IN BIT 2 to Gnd , 3 ma _ 2 ma
Current from 2.4V to DATA IN BIT 2 , a 20/.0a
Current from DATA IN BIT 3 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 3 , ,a 20/ia
Current from DATA IN BIT 4 to Gnd m a 4_ 2 ma
Current from 2.4V to DATA IN BIT 4 ./a 420/Ja
Current from DATA IN BIT 5 to Gnd , 7 ma _ 2 ma
Current from 2.4V to DATA IN BIT 5 ,a L~ 20 a
Current from DATA IN BIT 6 to Gnd , & ma 2 ma
Current from 2.4V to DATA IN BIT 6 .a 20o/--a
Current from DATA IN BIT 7 to Gnd , ma 2 ma
Current from 2.4V to DATA IN BIT 7 a .420pa
Current from DATA IN BIT 8 to Gnd o30O ma . 2 ma
Current from 2.4V to DATA IN BIT 8 3 a 20a
Current from DATA IN BIT 9 to Gnd , 7 ma _ 2 ma
Current from 2.4V to DATA IN BIT 9 6 J a __20/Ja
MOTO OLA PaI. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721],
8201 E. McDOWELL ROAD
CCOTTSUALEL AJ=tZOA 85252 SCALE REVISION ISHEET 7
S/N Date of Test 7-30-7-
Tested By LZ--
.... . ...,.... .... ... . ... Limits
Current from DATA IN BIT 10 to Gnd ma A 2 ma
Current from 2.4V to DATA IN BIT 10 / 8 Va 20La
Current from DATA IN BIT 11 to Gnd ( ' 3 ma '- 2 ma
Current from 2.4V to DATA IN BIT 11 79 ,.a _20A. a
Current from DATA IN BIT 12 to Gnd , 3*' ma 2 ma
Current from 2.4V to DATA IN BIT 12 /,? f a I20/a
Current from DATA IN BIT 13 to Gnd , 2p7 ma 2 ma
Current from 2.4V to DATA IN BIT 14 / 7 la 20/pa
Current from DATA IN BIT 14 to Gnd /7 ma 2 ma
Current from 2.4V to DATA IN BIT 14 a 720, 420a
Current from DATA IN BIT 15 to Gnd . 70 ma. 2 ma
Current' from 2.4V to DATA IN BIT 15 oa J 20/Ja
Current from DATA IN BIT 16 to Gnd . ma 2 ma
Current from 2.4V to DATA IN BIT 17 . A5,a -20'a
Current from DATA IN BIT 17 to Gnd 0 ma 2 ma
Current fronr 2.4V to DATA IN BIT 17 . / a 20~ a
I/oSo -- :
MOTOFOLA I C. SIZE CODE IDENT NO DWG NO.
Government Clectronics Division A 94990 12-P13721D
82;11 E. McDOWELL ROAD
SCOTTSDAI. E, ARIZO1A b5252 SCALE REVIION . SHEET 8
AV.-B r.l tr;~v '. . T ,. h .. I-,,
S/N Date of Test 7-30-7-J
Tested B3y .f4 .
..Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7.6.3 READ COMPLETE voltage ____-___-~ 100 my
7.6.4 DATA OUT BIT 0 voltage my 100 my
DATA OUT BIT 1 voltage my . 100 yv
DATA OUT BIT 2 voltage my - 100 my
DATA OUT BIT 3 voltage my 5 100 my
S'bA::TA OUT BIT 4 voltage mv 5 100 my
DATA OUT BIT 5 voltage my _ 100 my
DATA OUT BIT 6 voltage _ my : 100 myv
DATA OUT BIT 7 voltage . my V 100 my
DATA OUT BIT 8 voltage mvy 100 my
DATA OUT BIT 9 voltage my i 100 my
DATA OUT BIT 10 voltage my - 100 my
DATA OUT BIT 11 voltage my 100 my
DATA OUT BIT 12 voltage my 5 100 my
DATA OUT BIT 13 voltage my -100 my
DATA OUT BIT 14 voltage my r 100 my
DATA OUT BIT 15 voltage my p100 my
DATA OUT BIT 16 voltage mv :'.-100 myl  
DATA OUT BIT 17 voltage my "-. 100 my
1/0 i6 /Ac 6:74
DATOTOR8OLA I J. SIZE CODE DENT NO. D.G NO.
Government Electronics Division A 94990 12- P13721D
820: E. LcDOWELL ROAD
SCOTSALE, AfZatiA 422 SCALE REVISOJ jSHEET 9
S/N /oa Date of Test,2'7-30-72
Tested Byo elt
..... . Limits
7.7 POWER CONSUMPTION (25oC)
7.7.1 Memory +5V Voltage J- O. Volts
Memory -6.1V voltage ,/ Volts
+5V Current 0, ma
+5V Power ,f'/ mw
7.7.2 Memory -6.1V Current 3, ma
Memory -6.1V Power / mw
7.7.3 Total Memory Idle Power /3 iw 170 mw max
7.7.5 Memory +5V Voltage J o Volts
Memory -6.1V Voltage , 0 Volts
+5V Current 3 ma
+5V Power -3. . ' mw
7.7.6 Memory -6.1V Current ma /P 9
Memory -6.1V Power _ __ mw ~7
7.7.7 Total Active Power /O0 .5 mw 7000 mw max.
7.8 READ COM.PLETE TIMING
7.8.5 Delay 3.. ns 500 ns max.
Duration /0o ns 250 ns min
450 ns max.
MO~ TOR COLA I SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
2201 E. ,::DOV.'ELL RO D
SCOTTS.ALL. AIUO 5,' 2a SCALE REVisO" SHEET 10-. .QI A L.AI,..LI, , 15 J2. O t4.. - O -.....
S/N 0 / Date of Test 2- 3 -7 3
.Tosted by 4 C
- . -- LIMITS
7.8.7 READ COMPLETE/DATA OUTPUT TIMING
7.8.8
DO-0 OK REJECT
DO-1 OK REJECT
DO-2 OK REJECT
DO-3 OK REJECT___
DO-4 OE .4.REJECT
DO-5 OK REJECT
DO-6 OK -REJECT
DO-7 OK REJECT REFER TO
TEST PROC.
DO-8 OK REJECT
DO-9 OK REJECT
DO-10 OK < REJECT
DO-1 i OK REJECT
DO-12 OK REJECT
DO-13 OK , REJECT
DO-14 OK REJECT
DO-15 OK REJECT
DO-16 OK REJECT
DO-17 OK J REJECT
0llY0 QTO 0L A ,AJF 0 . SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 1]2-P3721D
"::1 E. i tDOOWELL ROAD
eC3TTa LE, ARIZONA 85252 SCALE REVISION SHEET 1-
S/N J Date of Test -2-Tested By X t=
Limits
7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No f
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No p/
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No V
Yes Address Bits 0 errors
7.10 RANDO.M ACCESS CAPABILITY
7.10.6 Did an error occur?
No k"
Yes Address Bits 0 errors
7.10.7 Did an error occur?
a) No
Yes Address Bits 0 errors
, TO 'vt.LA .~SIZE CODE IDENT NO. DWG NO.7
Government Electronics Division A 94.990 12-P13:1721D
801 E. VI.8 ELL POA4
SCOT1:, LE. ARf'iZG.A M,252 SCALE REV!SION SHEET 12
AV-2., .!..;"'-: ;,. -5 , O-"R:. :Ti
Date of Test
.. r Tested y M!e/
Limits
b) No
Yes Address Bits 0 errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11.7 Did an err r occur?
&
7.11.9 No
Yes Address Bits 0 errors
7.12 MEMORY SELECT TEST
7.12.3 Address _ . (Octal) 0000
7.12.4 Address 0001 . (Octal) 0000
- -- 0010 ~ (Octal) 0000
0011 / (Octal) 0000
0100 (Octal) 0000
0101 G (Octal) 0000
0110 00 (Octal) 0000
0111 _ (Octal) 0000
1000 (Octal) 0000
1001 p (Octal) 0000
1010 Oa .(Octal) 0000
MOTOROLA IN. SIZE CODE IDENT 0. DWOC NO. 7 Y73
Government Electronics Division A 94990 12-P13721D
:?ul E. :.I.DOWELL ROAD
4'.TTS&ALE., ARIZOJA 552 ISCALE IREVISiGN ISHEET 13
S/N /A g' Date of Test _______
Tested By ,
Limits
Address 1011 OC)CC (Octal) 0000
1100 Oj(c (Octal) 0000
1101 -ODQ D(Octal) 0000
1110 pOet' (Octal) 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No J
Yes Address Bits 0 errors
7.13.3 Did an error occur?
No [
Yes Address Bits 0 errors
MO T)RiOLA INC. SIZE CODE IDENT NO. IJG NO.Go,rn ,int E-octroics O vision A 94990 12-P13721D
II"J F|. t UW I ROADf .
Sw " TlALL, AIkl..:.A 15452 SCALE _HEVISION SHEE1 14
S/N /f ' Dato o Test -
Tested ly 0 Z
Limits
7,13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
I/IOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
82.i1 E. McDOWELL ROAD
SCOTTS~ALE, A.R;Z3A L.Z2 SCALE REVISION ISHEET is5 -.-
S/N /oS Date of Test I 2 ,'- i1
Tested by .A ..
8. TEMPERATURE TEST Limits
8.2.1 Did any errors occur? N/o7 ~e 1  'ceu' e
No - s
Yes Address 0 Errors
Bits
8.2.3 Did any errors occur?
No-J j /
Yes Address 0 Errors
Bits - -
8.2.4 HIGH TEMPERATURE 4
Thermal Resistance
50 minutes /~7S'K ohms
60 minutes /. 73 K ohms % change
70 minutes ~ K ohms % change _. _
80 minutes /.55oK ohms % change ?2.
90 minutes K ohlnNAS % change
8.2.5 -6.1V Voltage Its +V Voltage oltsL /
-6.1V Current- 
-aa ' +5V Current: 
--- a---
-6.1V Power SO. m~dl "\ +5 Power my
Total Memory Idle Power F2., mw 170 mw max.
A7O O7CrOLA INC. SIZE cOof IDENT NO. DWG NO.
Governn-,ent Elecronics Division A 9 12-P13721D
0 1 E. ,cCT'LL ROAD
:_SCTTj, A;e. 4I;.Z6A 
__2 SCA.LE SEVISt3N H)f T .16-
__ _ 6 ~ ' -
S/N . Date of TestZ - r 
Tested by
3.2.6 Did an error occur? Limits
No
.......= - ---- -........
Yes Address Bit 0 errors
8.2.7 -6.1V Voltage-JC04OVolts +5V Voltage, 2SVolts
-6.1V Current 300 ma +5V Current _MI ma
-6.1V Power jUO mw .+5V Power #14/P mv
Total Memory Operate Power logo mw 7000 m max.
8.2.4 WC a) Did an error occur?
No J
Yes Address Bits ' 0 Errors
WC b) Did an error occur?
No
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
Yes Address Bits 0 Errors
WC d) Did an error occur?
No
Yes Address Bits 0_ Errors
.. O, , I SIZE CODE IDENT NO. DWG NO.
Government Electror ics £ivision A 94990 12-P1371D
6201 E. r,DOY.'ELL ROAD
SCTTS ,LE, ARLZuu:A 8522 SCALE IREV1SIOt - ..-- -.. ISHEET 17
S/N /_ DATE of TEST Z z .-..
... ..... Tested Oby ,
8.2.10 Did any errors occur? Limits
No
Yes Address 0 Errors
Bits
8.2.11 Did an error occur? /
No_
Yes Address 0 Errors
Bits
8.3 Low Temperature , r a-44ele
8.3.3 Did any errors occur? e, / ;r r-t?-
No,
Yes Address 0 Errors
Bits
8.3.5 Did any errors occur?,
No 4
Yes Address 0 Errors
Bits
OTO'O " LA I"',. SIZE CODE IDENT JO1. DWG I 0.
Gov rn'r,,nt Electroric Divi..ion A . 1990 12P13721D
-20i E. , c O c ILL RO:D A 9 4
TY:';L1.;_.F.:. ? i , jRE V ikF0 ISHEET IS
S/N /dI Date of Tcst 7-27- r- %q
Tested By A D--
8.a6 LOW TEMPERATURE
Thermal Resistance
150 minutes . K ohms
160 minutes 2/8.0 K ohms % change /
170 minutes 225.4 K ohms % change /,
180 minutes K ohms % change
190 minutes K ohms % change
8.3.7 Did an error occur? Limits
No V
Yes Address Bits 0 Errors
8.3.8 -6.1V Voltage c4. Volts +5V Voltage -fe 5 Volts
1 -6.1V Current ma +5V Current Z, ma
-6.1V PoTer 42. 72-mv +5V Powe'' 5 7. 5 my
Total Memory Idle Power /f'Ar mv 170 my max.
83.39 -6.1V Voltage- 4Volts +5V Voltage 5. 2S Volts
' I -6.1V Current 22 ma +5V Current 83 ma
-6.1V Power /&Y3mw +5V PoWe-r- 9585 mv
Total Memory Operate Power + VZ6 _m w 7000 mw max.
IOTO f OLA I . SIZEi CDE IDEN T NO. O' G
Government Electronics Divisiion A 94990 12-P1372].D
3201 E. MCcDOWELL ROAD
.SCTT ALE.MAfi.lA 252 SCALE ,EFVISION I ET .9
S/N /) o Date of Tost f-2s"f .3
Tested By
8.3.10 Did an error occur? Limits
Yes Address Bits 0 Errors
8.3.11 WC a) Did an error occur?
Yes Address Bits 0 Errors
WC b) Did an error occur?
No fr
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
Yes Address Bits 0 Errors
WC d) Did an error occur?
No
Yes Address Bits 0 Errors
8.3.13 Did any errors cur?
No vo4
Yes Address Bits 0 Errors
TO2LA IIZ E CODE DENT NO. DWG N
S' A 94990 12-P13721D
OHit! E. kl'0\LL R-
SCOT1O ALE. AilZO;,A .. :; S.ALE REVISION 
- " IS EET 20-- - "-IF
.C
UP I P o ecte_
Model Spec/
W OOr . O ao Serialol
HIGH VACUUM TEST Vacumn System No. Observer
TIME PRESSURE REMARKS
Imm Hg A)
-- A x -
_I_
; I K-0
So /x d o
I I Project Dale
Model SpecificalionA
S-~-f-- oSerial OpratofTEST V..u.! -,. -----
HIGH IUM TEST VacuumSystemNo. Observe,
TIME PRESSURE REMARKSImm Hg A)
,-
I-
-
I- - - -- - -- - __ _
-9-
S/N / Dato of Test 7___
Tos Lted by --
......-..... 
...... Lmits
9. VACUUM TEST
9.2 Did Any Bit Errors Occur?
No I.
Yes Address Bits 0 Errors 2 7
9.2.1 Fast Decompression
Date 7-Z- Tested by __
Did Any Bit Errors Occur? $,
No___ p7'
Yes Address Bits 0 Errors 7L/4S
9.2.2 Hard Vacuum
Date / , Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
10. VIBRATION TEST
Date 7" - Tested by
SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
NMOTGROLA IN . SiZE CODE IDENT No. D'oG 
I4o.
Government Electronics Division A 94990 12-Pl 72D
8201 E. McDOVE'..L ROAD ...... .2
- CTTDALE. ARIZCA 85252 SCALE IR ViSION SHFTi 21
MOVOROLA INO. VIBRATION TEST
Aerose ew Congo m i , mton
aleet oe ..... ...t ... ... 73
Proje B
Serial No. b -
operator
Observer
Cycle Time Freq. _ to .cps. Drive Monitor
Reason for test Big. Gen Acce
A,- Time Time Totl
art stop- Time E OG Remarks
-/ - ---.-
-- -
- -
- - -
- - -
- - -
- -4414. -oo -
S/N _Tml vc' of Tmat
T~mitod b P 7-_
Axis Y - Did Any, it Error Occur? Limits
No
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
RANDOM VIBRATION
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
Axis Y- Did Any Bit Errors Occur?
No D A
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
11. SHOCK TEST
Date Tested By
6 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No _____
Yes Address Bits 0 Errors
4O 0 TOrC7LA Irc. SIZE CODE IDENT NO. DWG NO.
Govr rnment Electronics Division A 94990 12-P13721D
?\i . " . ELL FO)D
SCOTTS ALE, APIZ.', A ' 52 CI'SLE iREVISION tSHEET 22
S/N DDte of Test
Teted by_
Limits
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
12 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes AddrCss Bits 0 Errors
MOTOROLA INC. SIZE CODE IDENT NO. DWIG NO.
Government Electronics Division A 94990 12-P13721D
82'1 E. McDOV;ELL ROAD
SCOTTSDALL ARIZ.A 85252 SCALE IREVISIOI jISHEET 23
S/N A Date of Test 7-36 -73.
Tested By efl
7.4 CHASSIS ISOLATION Limit
Impedance /o -> 9 Imegohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd/., ma 2 ma
Currentifrom 2.4V to INITIATE PULSE/.pva 20 Ja
7.5.3 Current from MEM SEL 1 to Gnd /./b08 Pa _ 2 rma
Current from 2.4V to MEM SEL 1 . a 20j a
7.5.4 Current from MEM SEL 2 to Gnd /.//9 ma < 2 ma
Current from 2.4V to MEM SEL 2 . a t.20a
Current from MEM SEL 3 to Gnd /. // ~ ma ; 2 ma
Current from 2.4V to MEL SEL 3 /.0 0 a 5 20 a
Current from MEM SEL 4 to Gnd /.// ma : 2 ma
Current from 2.4V to MEM SEL 4 I 'a 20, a
7.5.5 Current from YEAD/WRITE to Gnd . 2 7 ma t 2 ma
Current from 2.4V to READ/WRITE /-~' a , 20 ja
0
7.5.6 Current from ADDRESS 2 to Gnd /. 6 ma I 2 ma
Current from 2.4V to ADDRESS 20  p./ L a 5-20 pa
, 'k *,: 'of ' ,: *. , , I SIZE CODE IDE'IT O DV' G NO.
Governrnm f E.Iertronrs Divi, on A 94990 1.2-P:13721.D
T ' '" .l".1 l r ! r n ,
S/N /_ Date of Test 7-3 -27
Tested 1y #K!
Limits
Current from ADDRESS 2 to Gnd /.o ma .2 ma
Current from 2.4V to ADDRESS 21 . a 20a
Current from ADDRESS 22 to Gnd .07yma . 2 ma
Current from 2.4V to ADDRESS 22 . ,.,a .20a
Current from ADDRESS 23 to Gnd /.o, ma ' 2 ma
Current from 2.4V to ADDRESS 23 ,.a 20 a
Current from ADDRESS 24 to Gnd /A, ma i 2 ma
Current from 2.4V to ADDRESS 24 .- a 20 a
r *r"s ~. r :-, !,; SIZE CO WE) I[)EIT NO. D'1 ,( " O.
Governmern: Eicctroncns Divisicn A 94990 12-)1:3721D
S/N /'  Date of Test 7-3 d .
Tes d -- 4
.. . . . . . . ... .. i, mit -- -
Current from ADDRESS 25 to Gnd Z7 ma L_ 2 ma
Current from 2.4V to ADDRESS 25 • ,a - 20//a
Current from ADDRESS 26 to Gnd /, I ma 2 ma
Current from 2.4V to ADDRESS 2 a 20lzJa
Current from ADDRESS 2 to Gnd . .. ma 2 ma
Current from 2.4V to ADDRESS 2 , 6.a 20/-a
Current from ADDRESS 2 to Gnd ,4f' ma 2 ma
Current from 2.4V to ADDRESS 2 8 / , a 20//a
9Current from ADDRESS 2 to Gnd °9f ma L 2 ma
Current from 2.4V to ADDRESS 2 0 a 20-a
10
Current from ADDRESS 2 to Gnd ' ma 2 ma
Current from 2.4V to ADDRESS 21 /.3/ pa 20/a
Current from ADDRESS 2 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 2 /-3 pa . 20 pa
Current from DATA IN BIT 0 to GCd 8f'0 ma . 2 ma
Current from 2.4V to DATA IN BIT 0 , a - 20 ja
Government Electronc Drvisio Al 94900 12- P.I.72.LD
S/N / P Date of Test 7-36 -2
Testok By c-
-"*--- - - - - -...... . ..... ... .. .- . Limit s
Current from 2.4V to DATA IN BIT 1 a 2/
Current from DATA IN BIT 2 to Gnd 83 _ ma 2 ma
. Current from 2.4V to DATA IN BIT 2 , , .a 2 0/- a
Current from DATA IN BIT 3 to Gnd * 90 ma 2 ma
Current from 2.4V to DATA IN BIT 3 , z ~ Ja 20/a
Current from DATA IN BIT 4 to Gnd , -g7 ma 2 ma
Current from 2.4V to DATA IN BIT 4 -/ a 20/'a
Current from DATA IN BIT 5 to Gnd . 87 ma - 2 ma
Current from 2.4V to DATA IN BIT 5 , 0a .2 .4 a
Current from DATA IN BIT 6 to Gnd , 8 ma 2 ma
Current from 2.4V to DATA IN BIT 6 .a 20/.a
Current from DATA IN BIT 7 to Gnd 9 9J ma 4 2 ma
Current from 2.4V to DATA IN BIT 76 .3 _, a ,20,.,a
Current from DATA IN BIT 8 to Gnd 913 0 ma - 2 rma
Current from 2.4V to DATA IN 13IT.8 ___ a ,20,, a
Current from DATA IN BIT 9 to Gnd 97j/ wma 2 ma
Current from 2.4V to DATA IN BIT 9 p a .20/Ja
7w'F -. , r- I t " e, SIZE CODE IDi T L N0. DI','G tLO.
Governmen'! Electrorics Division A 94990 12-P.3721D
P?91 E. POW) -jLTcihT
7'S/N JO_ Date of Test 7-3Jo-7
Tested By -L_ ,
A ALimi ts
Current from DATA IN BIT 10 to Gnd , 96? ma I 2 ma
Current from 2.4V to DATA IN BIT 10 .78 /Va e 20a
Current from DATA IN BIT 11 to Gnd , b3 ma 4 2 ma
Current from 2.4V to DATA IN BIT 11 .2 0a 2 . a
Current from DATA IN BIT 12 to Gnd ,34' ma 2 ma
Current from 2.4V to DATA IN BIT 12 F/.T a . 20/.a
Current from DATA IN BIT 13 to Gnd 82 7 ma 2 ma
Current from 2.4V to DATA IN BIT 14 /7 I'a 20,-la
Current from DATA IN BIT 14 to Gnd g/7 ma - 2 ma
Current from 2.4V to DATA IN BIT 14 / 702 a 20,Ja
Current from DATA IN BIT 15 to Gnd , gp I ma 2 ma
Current from 2.4V to DATA IN BIT 15 , a 20/Oa
Current from DATA IN BIT 16 to Gnd , .5- ma 2 ma
Current from 2.4V to DATA IN BIT 17 , 20Ja
Current from DATA IN BIT 17 to Gnd ,. rF' ma - 2 ma
Current from 2.4V to DATA IN BIT 17 . j a /?0 1 a
O / ' I . ' INCOUL IDUzT c O, 0':'G 10.
Governncnt Electronics Division A 94990 12- 13721 )
"FL . ROADI; .-L I'- ..) .,, -
.S/N /O a Dte of Test 7- 3
Tesded / t-
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7.6.3 READ COMPLETE voltage 30' my 100 my
7.6.4 DATA OUT BIT 0 voltage A r __ 100 my
DATA OUT BIT 1 voltage ' -.. '#. 100 mv
DATA OUT BIT 2 voltage M7 b FO -0 100 ImV
DATA OUT BIT 3 voltage 6 -  Vf # 100 my
DATA OUT BIT 4 voltage - 100 my
DATA OUT BIT 6 voltage ~ 0 6 100 my
DATA OUT BIT 7 voltagei- j 1f J 100 my
DATA OUT BIT 8 voltage mv i 100 my
DATA OUT BIT 9 voltage /O my z 100 mv
DATA OUT BIT 9 voltage /o- myv 100 myv
DATA OUT BIT 11 voltage fo mv 5 100 my
DATA OUT BIT 11 voltage o y MV 100 Iyv
DATA OUT BIT 13 voltage my f 100 my
DATA OUT BIT 13 voltage 7 / ray :: 100 mv
DATA OUT BIT 14 voltage 2 O my - 100 my
DATA OUT BIT 15 voltage O v my 100 mV
DATA.OUT BIT 16 voltage 70 my -100 myv
DATA OUT BIT 17 voltage 0g • my .. 100 myv
'OL Op. SIZE CODE IDENT NO. D'."G NO.
Government Electronics Division A 94990 19-P13721D
8201 E. frDOO':EL ROAD
rrTTfAt F T -7r:. '1n 17Si tc I C 'crFT o
S/N ./' - Date of Test _7-.J'30
Testo By AM&
lmli ts
7.7 POWER CONSUMPTION (25 C)
7.7.1 Memory +5V Voltage 0ob Volts
Memory -6.1V voltage 6,/0 Volts
+5V Current /. 3 ma
+5V Power S_'/_ J mw
7.7.2 Memory -6.iV Current 3.25 ma
Memory -6.1V Power /7.8 mw
7.7.3 Total Memory Idle Power r/3 mw 170 mw max
7.7.5 Memory +5V Voltage a a Volts
Memory -6.1V Voltage 4.,o Volts
+5V Current w3j ma
+5V Power 3- . _ mw
7.7.6 Mel~iory -6.1V Current /59? ma
Memory -6.1V Power 9 7 mw
7.7.7 Total Active Power /0o.s mw 7 0 0 0 mw amx.
7.8 READ COM PLETE TIMING
7.8.5 Delay 3 !0/ ns 500 ns max.
Duration _ 60 ns 250 ns min
450 ns max.
L v ernL mn .CODE IDEIT r0 . V1G NO. -
Governmn-t ieicclronics DAvision AI 94990 12-P13721D
, 
r
- .. , 
'
*-'i7 ? * r-r I
S/N /_. Date of Test 2 - - 73
Tested by f '
SLIMITS
7.8.7 READ COMPLETE/DATA OUTPUT TIMING
&
7.8.8 -78- 0 OK REJECT
DO-1 OK REJECT
DO-2 OK C-REJECT
DO-3 OK " f EJECT
DO-4 OK - EJECT
DO-5 OK REJECT__
DO-6 OK REJECT
DO-7 OK e,- REJECT_ REFER TO
TEST PROC.
DO-8 ... OK REJECT
DO-9 OK __REJECT
DO- 10 OK R REJECT
DO-11 OK REJECT
DO-12 OK e-/REJECT
DO-13 o EJECT
DO-14 OK - REJECT
DO-15 OK -- REJECT
DO-16 OK 4/-REJECT
DO-17 OK REJECT
O A . SIZE CODE IDENT NO. DWG NO.
Govfrnment Elctronics Diviion A 94990 12- 3721D
8201 E. 1.1, .'V!ELL RCAD
S ,' TT"'.AI!.c. lA ZNiA 656? SC LE RE'!fI!ON SHEFT ::'I
S/N / ) Date of Test 7-70-73
Tested By ,
7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No '
Yes Address Bits 0 errors
7.10.7 Did an error occur?
a) No /
Yes Address Bits 0 errors
iQ,~ cc: a - SIZE COUE IDENT NO. DWX NO.
Government Electronics Di iion A 94990 12- P13721
8th I . I', P 'iF! I R0A I ,
SCOTT..,ZJ-:L! 7,'. ):  ; 5 Al F l lrVI nCI tHFF T 30
.SIN 1. 'tDate of Test
Tested By c
Limits
b) No ..
Yes Address Bits 0 errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11. 7 Did an error occur?
7.11.9 No 
Yes Address Bits 0 errors
MEMORY SELECT TEST
:' 1o2.o3 Address cO90 (Octal) 00002 .12A4 Address 0001 0 oo00 (Octal) 0000
0010 000o (Octal) 0000
S0011 000 (Octal) 0000
0100 0000oo (Octal) 0000
0101 0 o00 (Octal) 0000
0110 0 OoD (Octal) 0000
0111 oo00 (Octal) 0000
1000 00o0 (Octal) 0000
1001 _o (Octal) 0000
1010 0a, (Octal) 0000
..,ov ,, .. m- - O E r r D vs N0. D',','" 3.
,: , : ..J ." ,w. w ,'
Go , , , ro lctronics Division 94990 1-P37D
S/N /0) a Date of Test 7-3- 
3
Tested By Aef-
LimitSa-. -
Address 1011 o (Octal) 0000
1100 OOe (Octal) 0000
1101 00OO (Octal) 0000
1110 seo (Octal) 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No 7/
Yes Address Bits 0 errors
7.13.3 . Did an error occur?
No _
Yes Address Bits 0 errors
i iZIE CODE IOLNIT NO. UV G NO.
Government Electronics Division A 94990 12- P13721
"i .!. ~C lE.LL Rn" rDT
.... .T.e c r .., - -- ,-.-e, , c-',r-. e , r Ir- . , ' ],zr,T A.
S/N IL Dte of 'rust .____
Tes tdg e .
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
5(Z .. E. ' 0E CODE 1LDIIT It:O. lG N-,'O.
Covernmcnt Elcrronics Division A 94990 12-
- r *!-fV- r p
APPMI CATION REVISIONS
.A LATSSIMBLY USED ON LTR DESCRIPTION DATE APPROVMl
Xl Initial Release
X2 Incorporated changes prior 3-/d:T "
X3 Change -6.9V to -6.1V 6-18-73
X4 Change 6000mW to 7000mw,
pages 10, 17, 19, 30. 7-- -,./ .
ASTERIS NDICATESORYATA Change weight from 6.0 to
-FOR INFORMATION ONLY. 6.5 pounds, page 2.
THIS DOCUMENT
CLEARED THROUGH
Q A RECORDS CENttn
REV (1 X4 1-.\I X- X1 x- 1 X1-X 1
SHEET 7 28199 30 31 32 33 3 4 3 5 1
__ 1 - .. 1 -
REV STATUS REV hi. !xi 
.x Ixxi xxi xi __ _
OF SEETS EET 1 2 3 4 567 8 9 10 11 1213 115 1 7 120 2122 23
FOR SSOCIATED LISTS SEE
INi ERPRET DRA r'G IN ACCO.DANCE Y:ITH STA:iDARDS PRESCRIBED BY
.'t " EI, D DR BYO TKeed OTO . /8201 EAST C.DO" ILL ROAD
SA H Government El tronics Divii. / SCO1TSDALr, ARIZO1NA 8525?
,l E Cc . E: . [- h ,., ..FC 7O" J 4339
ATi'.RIAL: CNTR j21ACCEPTANCE TESY DATA SIIEET,r ;AS 5-23163
:---..-- - -- LOW TOER RAN' . ,CCSS S 7:.'.C1:-
rTF __-,_CRAFT' " N 4 :R . NO. 0 .- 2:!.:,701D
.... . I........... CODE ... .. . .  U ..;.. ...
, / 1.4'.- A. ' 94990 12-P13721D
APPROVED DA TrE
SHSCALE EET 1 OF 3.
1. SCOPE
This test data sheet is to be used to record data as required
by the Acceptance Test Procedure for the Low Power Random
Access Spacecraft Memory.
2. REFERENCE INFORMAT ION
2.1 SPECIFICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P13722D Acceptance Test Procedure, Low
Power Random Access Spacecraft
Memory
3. TEST DATA
Unit S/N /02 Start Date of -Tests /- 7-74
Tested by (9/ 2 'ff,
ATP PARA.NO.
3.1 EQUIVALENT TEST EQUIPMENT
4. PHYSICAL CHARACTERISTICS Limit
6.1 WEIGHT
Weight o!: LP-RASM _ Pounds 6.5 pounds
Governe 
. 90 12- P1372 1D
82 : E . I. c ',JE !L F. ' -,[_
SCOTTS-bALE, ARIZONA -52"2. SCALE REVITPON SHEET 2
A~3 4~ - t - " r- '~ r( - 7SALE=W 
!NT H T 2
S/N o_ _Date of Test
Tested By
6.2 DIMENSIONS Limit
H = inches
w _ _ inches
MW= inches
D = inches
MD= _ inches
V H X W X D _ inches3  160 inches'
IO a~.I . -a' 7 SIZE CODE IDENT O. DWG MO.
Government Electronics visin A 94990 12- kL372.D
8201 E. McDOVELL ROAD
SCOTTSDALE, ARtZONA 65252 SCALE REVISION SHEET 3
'wv$' ' 1 " itnn - * o. ' F F -t
S/N /02 Date of Test / 7- 74
Tested By ,'r
7.4 CHASSIS ISOLATION Limit
Impedance 1 O ' . 9 megohm
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd ma c 2 ma
Currentfrom 2.4V to INITIATE PULSE 1 a -e 20 a
7.5.3 Current from MEM SEL 1 to Gnd _na e' 2 ma
Current from 2.4V to MEM SEL 1 Ua u 20jJa
7.5.4 Current from MEM SEL 2 to Gnd ma 2 ma
Current from 2.4V to MEM SEL 2 1 a 20 a
Current from MEM SEL 3 to Gnd ma -S 2 ma
Current from 2.4V to MEL SEL 3 ra q 2 0o a
Current from MEM SEL 4 to Gnd ma i 2 ma
Current from 2.4V to MEM SEL 4 4 a 5 20t a
7.5.5 Current from REAID/WRITE to Gnd ma S 2 ma
Current from 2.4V to READ/VRITE Ua 20 a
7.5.6 Current from ADDRESS 20 to Gnd ma h 2 ma
Current from 2.4V to ADDRESS 20 a 20 Ja
' 
' & , iZ E Cr)!I DE[II" :U. ,v:;. ;O .
Goverrment Eicct:onics bivislor" A 94990 12-PI3721D
SC~T: ALE. AE,,:A 25?" SCALE IREVISION SHEET 4
S/N - . Date of Test
Tested By
Limits
Current from ADDRESS 21 to Gnd ma i 2 ma
Qurrent from 2.4V to ADDRESS 21 pa 20 4a
Current from ADDRESS 22 to Gnd ma 5 2 ma
Current from 2.4V to ADDRESS 22 pa a20 
Current from ADDRESS 23 to Gnd ma & 2 ma
Current from 2.4V to ADDRESS 23 pa 520 a
Current from ADDRESS 24 to Gnd m__ a 5 2 ma
Current from 2.4V to ADDRESS 24 Fa 120 a
"4O,, ," A . A ." SIZE CiDUE IENTNO G
Government Elecronics Divisiori A 949 0  12-P13721D
8201 E. McDOV ELL ..CAD
SCOTTSDALE. ARIZC'IA 5.252. SCALE REVIet0N SHEET 5
S/N Date of Test
Tested By
Limits
Current from ADDRESS 25 to Gnd ma L ma
Current from 2.4V to ADDRESS 25 ja 204/a
Current from ADDRESS 26 to Gnd ma 4 2 ma
Current from 2.4V to ADDRESS 25 ,a 20/Pa
Current from ADDRESS 2 to Gnd ma ' 2 ma
Current from 2.4V to ADDRESS 27 /a a£ 20/Ua
Current from ADDRESS 28 to Gnd ma "o 2 ma
Current from 2.4V to ADDRESS 28 Za 7 20/a
Current from ADDRESS 2 9 to Gnd ma - 2 ma
Current from 2.4V to ADDRESS 29. a 20/Ja
Current from ADDRESS 210 to Gnd ma 
- 2 ma
Current from 2.4V to ADDRESS 21 a -e-a 20a
Current from ADDRESS 2 to Gnd ma -. 2 ma
Current from 2.4V to ADDRESS 211 /ua 20ya
Current from DATA IN BIT 0 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 0 a /- 20Aa
n OR OA IN SIZE COD[ IDENT NO. OI:G NO.
Governninr Elec:ronrcs Division A 94990 12-'l:, 721D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 35252 SCALE REVISION SHEET 6
AV-2-B-199H-100A-3'69 DWG FORMAT
S/N _ Date of Test
Tested By
Limits
Current from DATA IN BIT 1 to Gnd ma _ 2 ma
Current from 2.4V to DATA IN BIT 1 /a 20A
Current from DATA IN BIT 2 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 2 20a / a
Current from DATA IN BIT 3 to Gnd ma < 2 ma
Current from 2.4V to DATA IN BIT 3 ~ a 420/a
Current from DATA IN BIT 4 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 4 _,a 20/Ja
Current from DATA IN BIT 5 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 5 - ~a 20a
Current from DATA IN BIT 6 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 6 Lja 420/,-a
Current from DATA IN BIT 7 to Gnd ma. 2 ma
Current from 2.4V to DATA IN BIT 7 ~ a 20/a
Current from DATA IN BIT 8 to Gnd ma 2 ma
Current from 2.4V to DATA IN 'BIT 8 pa 20I a
Current from DATA IN BIT 9 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 9 a 20/Ja
S-DESLE CFD[ ID- V7. .C-i N.
Government !.ctron:cs Civis ion 9 12- Pi372 ID
8201 E. M!c.UOELL ROAD
SCOTTS;-ALE. A 7IZO:A 05252 SCALE REVISIO',' SHEET 7
S/N Date of Test
Tested By
Limits
Current from DATA IN BIT 10 to Gnd ma .L 2 ma
Current from 2.4V to DATA IN BIT 10 /.a 4 24da
Current from DATA IN BIT 11 to Gnd ma ] 2 ma
Current from 2.4V to DATA IN BIT 11 /a .20 -a
Current from DATA IN BIT 12 to Gnd ma - 2 ma
Current from 2.4V to DATA IN BIT 12 i;a 20p/a
Current from DATA IN BIT 13 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 14 4/a 20/fa
Current from DATA IN BIT 14 to Gnd ma - 2 ma
Current from 2.4V to DATA IN BIT 14 " .a -20,a
Current from DATA IN BIT 15 to Gnd ma ' 2 ma
Current from 2.4V to DATA IN BIT 15 /a C 20/ a
Current from DATA IN BIT 16 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 17 P/a .20UJa
Current from DATA IN BIT 17 to Gnd ma .. 2 ma
Current from 2.4V to DATA IN BIT 17 _/a L20_ a
j7OTiRJ. Ifl SIZE CO IT NO .G .
Govrtnv't t Ulvtrouns Div.tswn A 94990 2 P i 11)
870 1 E. McOWEL L ROAD
SCOTISDALE, ARIZUiNA 8525 SCALE REVISION SHEET s
AV..R-14H-'0 4 649 n Fri,'"$T
S/N / Date of Test
Tested By
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT SIGNALS
7.6.3 .READ COMPLETE voltage my 100 my
7.6.4 DATA OUT BIT 0 voltage my 5 100 my
DATA OUT BIT 1 voltage my 1 100 my
DATA OUT BIT 2 voltage my 100 myv
DATA OUT BIT 3 voltage my 100 my
DATA OUT BIT 4 voltage my 100 my
DATA OUT BIT 5 voltage mvy 100 my
DATA OUT BIT 6 voltage my 100 my
DATA OUT BIT 7 voltage my 100 my
DATA OUT BIT 8 voltage my - 100 my
DATA OUT BIT 9 voltage my !5 100 my
DATA OUT BIT 10 voltage my 100 myv
DATA OUT BIT 11 voltage my _ 100 my
DATA OUT BIT 12 voltage my 19: 100 mv
DATA OUT BIT 13 voltage my .100 my
DATA OUT BIT 14 voltage my . 100 my
DATA OUT BIT 15 voltage my ~ 100 my
DATA OUT BIT 16 voltage my 100 my
DATA OUT BIT 17 voltage my Z 100 lav
SSIZE CODE IDENT NO. DIG NO.
Gover.nent Electronics oivision A 94990 1-P13721D
8231 E. McDOW.ELL ROAD
SCOTTSDALE, ARIZONA &52 SCALE REVISION SHEET . 9
S/N /0A2 Date of Test .- L- L
Tested By 0 J
Limits
7.7 POWER CONSUMPTION (25oC)
7.7.1 ilemory +5V Voltage 5 00 Volts
Memory -6.1V voltage - 0, tO Volts
+5V Current 0.4o ma
+5V Power .S*2 mw
7.7.2 Memory -6.1V Current 333 ma
Memory -6.1V Power O. 1I mw
7.7.3 Total Memory Idle Power 72, I sw 170 mw max
7.7.5 Memory +5V Voltage 5.00 Volts
Memory -6.1V Voltage -- o I0 Volts
+5V Current 7 9 ma
+5V Power -4 5 mw
7.7.6 Memory -6.1V Current 2 ma
Memory -6.1V Power IGJ , mw
7.7.7 Total Active Power nI O mw 7000 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay ns 500 ns max.
Duration ns 250 ns min
450 ns max.
-k ,,,L, ' , '..
8201 E. McDC, ELL ROAI)D - L
SCOTTSDALE, AIZONA B~52 SCALE REVISO SHEET 10
'V..RIqqH-i,,,A-3 £9 Dri' F(jRMAT
8/N - Date of Test
Tested by
LIM 1ITS
7.8.7 READ COMPLETE/DATA OUTPUT TIMING
7.8.8
D)O OK REJECT
DO-1 OK REJECT
DO-2 OK REJECT
DO-3 OK REJECT
DO-4 OK REJECT
DO-5 OK REJECT_
DO-6 OK REJECT
DO-7 OK REJECT REFER TO
TEST PROC.
D)0-8 OK REJECT
D)0-9 OK REJECT
DO- 10 OK REJECT
DO-11 OK REJECT
DO- 12 OK REJECT
DO-13 OK REJECT
DO-14 OK REJECT
DO-15 OK REJECT
DO-16 OK REJECT
DO- 17 OK REJECT
ImO CtO OLA "tt" SIZE CODE IDEl1. rO. D\'G ,O.
Government Electronics Division A 94990 12-P 11)
8201 E. ,kDC.'ELL ROAD
SCOTTSDALE. A IZONA 85252 SCALE IREVISION SHEET 11
a" • 1, 1 ln t,. l ¢ 1 r I' (11 'z" 'J'. '
S/N - Date of Test 1-7 74
Tested By __ ___
Limits
7.9 SYSTEM FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 
0 errors
7.9.4 Did an error occur?
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 
0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 
0 errors
7.10 RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No
Yes Address Bits 
0 errors
7.10.7 Did an error occur?
a) No
Yes Address Bits 0 errors
T , , .'' SIZE CODE IDENT NO. DWG t-O.
. ,r r 0,,: i .. , r ; nr ,,or,, A 94900 1--Pr13721)
B201 E. rMcIO , ILL RCOAD
SCOTTSUALE, AFIZOIA '5Z52 SCALE REVISION ISHEET 12
AV--B-1PH-I A.3 69 DYG FORMAT
S/N .- nf2 Date of Test 7-7-4
Tested By ;'e
Limits
b) No
Yes Address Bits 0 errors
c) No
Yes Address Bits 0 errors
7.11 NON-VOLATILITY TEST
7.11.7 Did an error occur?
& No
7.11.9
Yes Address Bits 0 errors
7.12 MEMORY SELECT TEST
7.12.3 Address 0000 (Octal) 0000
7.12.4 Address 0001 00 (Octal) 0000
0010 ~ (Oc (Otal) 0000
0011 &690 (Octal) 0000
0100 L0000 (Octal) 0000
0101 /530 (Octal) 0000
0110 1 o (Octal) 0000
0111 6,,i (Octal) 0000
1000 /700c (Octal) 0000
1001 , -to (Octal) 0000
1010 4,000 (Octal) 0000
_c20/
iO ORi p ~. SIZE C0 P IENT O. 0i.G 
~N0.
Governmecnt E!ectrorics Div- :ior l 0 :. "721.1
8201 E. ,cDOWVELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REV SHEET 13
*V *o 14 4H. PA.' 6Q4 fWf FnOR",T
S/N Date of Test
Tested By Y/
Limi ts
Address 101 ___ - 000
1100 , (Octal) . 0000
1101 0d00 (Octal) 0000
1110 ,~00 (Octal) 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur?
No
Yes Address Bits 0 errors
7.13.3 Did an error occur?
No X
Yes Address Bits 0 errors
ArfOO7YP. ISIZE CODE IDENT NO. DWG NO.
Goverrment Elec :,, nics Divisior A 94990 12-P1'21D
823J1 E. McDCC LL ROAD
SCOTTS!;ALL, A? ;ZONA 85252 SCALE REVISION SHEET 14
AV-2-B-199H-A-i 3 9 yV,CG FORMAT
S/N // 2 Date of Test /-7-7
Tested By- e
Limits
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
ana SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P13721D
8201 E. 4M,:DOWELL ROAD
SCOTTSDALE. ARIZONA 85252 SCALE REVISION SHEET 15
S/I / 2 Date of Test /--7A
Tested by %E
8. TEMPERATURE TEST I . I P- -f-SC , Limits
8.2.1 Did any errors occur?
Yes Address 0 Errors
Bits
8.2.3 Did any errors occur?
No x XX
Yes Address 0 Errors
Bits --
8.2.4 HIGH TEMPERATURE
Thermal Resistance
50 minutes /707 K ohms
60 minutes /,-S K ohms % change , -
70 minutes /-/5 K ohms % change - 02
80 minutes / A5 K ohms % change 4 VZ
90 minutes K ohms % change
8.2.5 -6.1V Voltage -60 Volts +5V Voltage.-5. 2 Svolts
-6.1V Current 5. 0 ma +5V Current //. 7 ma
-6.1V Power Z mw +5V Power my
Total Memory Idle Power 93.41 mw 170 mw max,
-- ,TO r?,M? J.A e" u . SIZ. COOt IDENT NO, WGC NO.
8/0I 1. .kV,'ELL. RfA,
SCOTTSDALE. A.!ZONA ,;52 SCALE REVISiON SHEET 16
kV-2-B-.9LH-DCA-3 63 LSG FOfRATT
S/N 12 Date of Test /-7- r
Testod by R/f'
8.2.6 Did an error occur? Limits
No
Yes Address Bit 0 errors
8.2.7 -6.1V Voltage-i Volts +5V Voltage:S2'Tolts
-6.1V Current 40 ma +5V Current 9_/ ma
-6.1V Power 2 / 7 mw -.5V Power 4//p/ mv
Total Memory Operate Power _ _6 mw 7000 mw max.
8.2.- WC a) Did an error occur?
No 2
Yes Address Bits _ - 0 Errors
WC b) Did an error occur?
No
Yes Address Bits 0 Errors
WC c) Did an error occur?
No _
Yes Address Bits 0 Errors
WC d) Did an error occur?
No
Yes Address Bits 0 Errors
mr. 7O, c.-?3. i; . SIZE CODE IDENT NO. Di'G NO.
Goverr-.en E;ectronics Division A 94990 12-P13721D
8201 E. McDOWELL ROAD
SCOTTSDALE. ARIZONA 85252. SCALE REVISION SHEET 17
S/N /--DATE of TEST /- 77-
Tested by f*
8.2.10 Did any errors occur? Limits
No
Yes Address 0 Errors
Bits
8.2.11 Did an error occur?
No
Yes Address 0 Errors
Bits .
8.3 Low Temperature " 20 4 - C. ®s
8.3.3 Did any errors occur?
NoX
Yes Address O0 Errors
Bits
8.3.5 Did any errors occur?
No
Yes Address 0 Errors
Bits
GoveC'rv~ c ': Eiec r ,c L )v ; 9 /i 12-Pl3721D
P401 E. McD'OWELL R3AD_
SCOT TE ALE, Ai '; 5:2 SCALE IREVISION SHEET 18I I E ..  ...' , * :
N8/N .. Date of Test /-B _ _
Tested By ,4 ,
8.,6 LOW TE31PERATURE
Thermal Resistance
150 minutes , K ohms
160 minutes //7,3L K ohms % change
170 minutes K ohms % change
180 minutes K ohms % change
190 minutes K ohms % change
8.3.7 Did an error occur? Limits
No
Yes Address Bits 0 Errors
8.3.8 -6.1V.Voltage--, Volts +5V Voltage 5:25 Volts
-6.1V Current ma +5V Current //.. ma
-6.iV Power S9,. my +5V Power- , % my
Total Memory Idle Power //37 .? my 170 my max.
8.3.9 -6.1V Voltage -6IL9O Volts +5V Voltage ,. Volts
-6.1V Current 3OO ma +5V Current 7 ma
-6.1V Power /920 mw +5V Powoie 39.27 mv
Total Memory Operate Power ___S__ mw 7000 m max 0
10 'O ; . .J .
rOOR .A' IV.J. size coDZ:IDENT NOZ. :G0. -__
Government Electror;ics $.v'siCn A 94990 12--P'12! D
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA E522 SCALE REVISiON SBFET 19
S/N .- /(12 Date of Test /- - /
Tested By V -4,
8.3. 10 Did an error occur? Limits
No
Yes Address Bits 0 Errors
8.3.11 WC a) Did an error occur?
No
Yes Address Bits 0 Errors
WC b) Did an error occur?
No
Yes Address Bits 0 Errors
WC c) Did an error occur?
No
Yes Address Bits 0 Errors
WC d) Did an error occur?
No X
Yes Address Bits 0 Errors
8.3.13 Did any errors occur?
No
-
Yes Address Bits 0 ''rors
i . * **C e SIZE CODE IPfPT NO. DiG NO.
_-__r"__ _ _ : _ _:_" . u;_n A 94990 12-P I 721
6201 E. IcDOWELL ROAD I
SCOTTSDALE. ARIZO;A ~2. SCALE REVISION SHEET 20
AV-?-B-lQ9H.-10A-3 69 ,WG FORIAT
S/N . Date of Test
Tested by
Limits
9. VACUUM TEST
9.2 Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
9.2.1 Fast Decompression
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits O0 Errors
9.2.2 Hard Vacuum
Date Tested by
Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
10. VIBRATION TEST
Date Tested by
SINE SWEEP
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
IOTO L A IN; SIZE CODE ID0ET O. DWG NO.
Government Electronics Division A 94990 12-P13721f
8B01 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252. SCALE IREVISION .SHEET 21
S/N Date of Test
. . Tested by
Axis Y - Did Any Bit Error Occur? Limits
No
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
RANDOM VIBRATION
Axis X - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 O Errors
Axis Y - Did Any Bit Errors Occur?
No _
Yes Freq Address Bits 0 Errors
Axis Z - Did Any Bit Errors Occur?
No
Yes Freq Address Bits 0 Errors
11. SHOCK TEST
Date Tested By
6 MILLISECOND DURATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
4O'T'CL ! O.1 SIZE CODE IFENT NO. D'IrNO.
" " :m " -"t h i c - L" :" AL 94990 :- "
620 Lt. McUO'WLLL RuAD
SCOT11'PALE, ARI?ONA ?E :52 SCALE IREVISION SHEEI 22
AV-2-B-19H UA.UOA 9 DW G FORMArT
" S/ I I i i ' Date 
of Test - ___'' ._ _,
Tested by
Limits
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
12 MILLISECOND DUIATION SHOCK
Y Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
Z Direction - Did Any Bit Errors Occur?
No
Yes Address Bits "O0 Errors
X Direction - Did Any Bit Errors Occur?
No
Yes Address Bits 0 Errors
SIZE CODE IDENT NO. DWG NO.MOTO L. A I!.O !. SIZE
Government Elec:ronics Division 'A 94990 12-P13721D
8201 E. McDOVWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEET 23
S/N Date of Test
Tested By
7.4' CHSSi -ISOLATIONu Limit
Impedance Z_ 9 megohms
7.5 INPUT SIGNAL LOADING
7.5.2 Current from INITIATE PULSE to Gnd ma t 2 ma
Current.from 2.4V to INITIATE PULSE pa 4 20 Ja
7.5.3 Current from MEM SEL 1 to Gnd pta . 2 ma
Current from 2.4V to MEM SEL 1 Lia 20 j.a
7.5.4 Current from MEM SEL 2 to Gnd ma - 2 ma
Current from 2.4V to MEM SEL 2 Va :20j a
Current from MEM SEL 3 to Gnd ma -- 2 ma
Current from 2.4V to MEL SEL 3 a < 20p a
Current from MEI SEL 4 to Gnd ma _ 2 ma
Current from 2.4V to MEM SEL 4 .a 20t a
7.5.5 Current from READ/WRITE to Gnd ma _ 2 ma
Current from 2.4V to READ/WRITE a ~20 a
0
7.5.6 Current from ADDRESS 2 to Gnd ma 6 2 ma
Current from 2.4V to ADDRESS 20 a 20 a
ji i " . . ......
Government Electronics Division A 94990 12-P13721D
E. fD00'ELL ROADEET 24
SCOTTSDALE. AR:zr7*:A 83? SCALE REVISION SREET 24
s/N . Date of Test
, .*, Tested By
Limits
Current from ADDRESS 21 to Gnd ma ig 2 ma
Current from 2.4V to ADDRESS 21 a 20p a
Current from ADDRESS 2 to Gnd ma S 2 ma
Current .from 2.4V to ADDRESS 22  pa i 20,r
Current from ADDRESS 23 to Gnd ma ' 2 ma
Current from 2.4V to ADDRESS 23 a 20 a
S.: 2 a
Current from ADDRESS 2 to Gnd ma : 2 maw-4
Current from 2.4V to ADDRESS 2 a 20 &a
II TO L It. SIZE C.E IDENT I10. D:-"(; NO.
Government Electronics Division A 94990 12-P13721D
8201 E. McDO WELL ROAD
SSCOTTSDALE. ARIZONA e52b?. SCALE ]REVISION SHEET 25
- - -i
S/N Date of Test
Tested By
Limits
Current from ADDRESS 25 to Gnd ma 4 2 ma
Current from 2.4V to ADDRESS 25 ./_ a _ , 20/5a
Current from ADDRESS 26 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 2 5 a 20Ja
Current from ADDRESS 2 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 28 P a : 20/a
Current from ADDRESS 29 to Gnd ma " 2 ma
Current from 2.4V to ADDRESS 2 /Ja 20/Ja
Current from ADDRESS 2 to Gnd ma e 2 ma
Current from 2.4V to ADDRESS 210 /a 20/Ja10
Current from ADDRESS 2 to Gnd ma 2 ma
Current from 2.4V to ADDRESS 211 /ja 20/pa
Current from DATA IN BIT 0 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 0 _ _a - 20,.a
r~',5'P 9 ' .' ** Ph SIZE CODE 1DEWV NO. D'1 G iO.
Government Electronics Division A 94990 12-P13721D
?0I E. ', DOI;E LL ROAD
SCOTTSDALE. ARIZ:4A .ES -SCALE PREVI~SON .... SHEET 26.,
- MCALE IREV=
S/N , Date of Test
Tested By
.. fLimits
Current from DATA IN BIT 1 to Gnd ma ' 2 ma
Current from 2.4V to DATA IN BIT 1 ia 20A
Current from DATA IN BIT2 2 ma
Current from DATA IN BIT 3 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 3 .Ja 4 20/a
. Current from DATA IN BIT 4 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 4 _wa _20__a
Current from DATA IN BIT 5 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 54 a :20,'a
Current from DATA IN BIT 6 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 6 ja 201,-'a
Current from DATA IN BIT 7 to Gnd ma t 2 ma
Current from 2.4V to DATA IN BIT 7 Ja 20/La
Current from DATA IN BIT 8 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 8 a ! 20/a
Current from DATA IN BIT 9 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 9 L__a _20/sJa
. ", , , SIZE COLI:E:, [ro. ,' .
Government Electronics Division A 94990 12-P13721D
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S/N _Date of Test
Tested By
Limits
Current from DATA IN BIT 10 to Gnd ma L 2 ma
-Current from 2.4V to DATA IN BIT 10 pua 20/Wa
Current from DATA IN BIT 11 to Gnd ma - 2 ma
Current from 2.4V to DATA IN BIT 11 ./a a20/ 
Current from DATA IN BIT 12 to Gnd ma 4 2 ma
Current from 2.4V to DATA IN BIT 12 Aa 20'a
Current from DATA IN BIT 13 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 14 Ja ~ 20/a
Current from DATA IN BIT 14 to Gnd ._ ma - 2 ma
Current from 2.4V to DATA IN BIT 14 W a 20- a
Current from DATA IN BIT 15 to Gnd ma . 2 ma
Current from 2.4V to DATA IN BIT 15 ,/a 20/'a
Current from DATA IN BIT 16 to Gnd ma 2 ma
Current from 2.4V to DATA IN BIT 17 _Ja -20/la
Current from DATA IN BIT 17 to Gnd ma L 2 ma
Current from 2.4V to DATA IN BIT 17 a L20/ a
,P . '. ,SIZE CO1- I'DL.T IO. 110.
Governrnimt ,Uectronics Division A 94990 12-PI3721D
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.S/N Date 
of Tet
Tosted By
Limit
7.6 VERIFICATION OF OPEN COLLECTOR ON OUTPUT 
SIGNALS
7.6.3 READ COMPLETE voltage my 
100 my
7.6.4 DATA OUT BIT 0 voltage my 
100 my
DATA OUT BIT 1 voltage my 5 100 
my
DATA OUT BIT 2 voltage my , 
100 my
DATA OUT BIT 3 voltage myv 100 Mv
DATA OUT BIT 4 voltage my 
-" 100 my
DATA OUT BIT 5 voltage my 
-- 100 my
DATA OUT BIT 6 voltage my --
100 my
DATA OUT BIT 7 voltage my 
- 100 my
DATA OUT BIT 8 voltage my 
100 my
DATA OUT BIT 9 voltage my "- 
100 my
DATA OUT BIT 10 voltage my 
.100 my
DATA OUT BIT 11 voltage mv 
-.100 mv
DATA OUT BIT 12 voltage mv 
-- 100 my-
DATA OUT BIT 13 voltage mv -. 100 
my
DATA OUT BIT 14 voltage my 
"- 100 my
DATA OUT BIT 15 voltage my 
-100 my
DATA OUT BIT 16 voltage myv o .00 1:,v
DATA OUT BIT 17 voltage my 
.:r 100 my
'." ': l' " '. •l ''~ -SIZE COE I:T NO. D': .G NO.
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S/N __ Date of Test
Tested By
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7.7 POWER CONSUMPTION (25 C)
T.7.1 Memory +5V Voltage Volts
Memory -6.1V voltage Volts
+5V Current ma
+5V Power mw
7.7.2 Memory -6.iV Current ma
Memory -6.1V Power mw
7.7.3 Total Memory Idle Power ipw 170 mw max
7.7.5 Memory +5V Voltage Volts
Memory -6.1-V Voltage Volts
+5V Current ma
+5V Power mw
7.7.6 Memory -6.1V Current ma
Memory -6.1V Power mw
7.7.7 Total Active Power mw 7000 mw max.
7.8 READ COMPLETE TIMING
7.8.5 Delay ns 500 ns max.
Duration ns 250 ns min
450 ns max.
O . -  , ! . SIZE CODE IDE:T 0. Di'i'G itO.
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8/N Date of Test
Tested by
LIMITS
7.8.7 READ COMPLETE/DATA OUTPUT TIMING
7.8.8
DO-O OK REJECT_
DO- I OK REJECT _
DO-2 OK REJECT
DO-3 OK REJECT
DO-4 OK REJECT
DO-5 OK REJECT
DO-6 OK REJECT_ __
DO-7 OK REJECT _ REFER TO
TEST PROC.
DO-8 OK REJECT
DO- 9 OK REJECT -
DO-10 OK REJECT
DO-11 OK  REJECT
DO-12 OK REJECT
DO-13 OK REJECT
DO-14 OK REJECT
DO-15 OK REJECT _
DO-16 OK REJECT
DO-17 OK REJECT
L 0 T C. LA INc. SIZE CODE IDENT NO. DWG NO.
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SIN Date of Tst
Tested By
Limits
7.9" SYSTEMI FUNCTIONAL TEST
7.9.2 Did an error occur?
No
Yes Address Bits 0 errors
7.9.4 Did an error occur?
No
Yes Address Bits 0 errors
7.9.10 Did an error occur?
No
Yes Address Bits 0 errors
7.9.16 Did an error occur?
No
Yes Address Bits 0 errors
7.0O RANDOM ACCESS CAPABILITY
7.10.6 Did an error occur?
No ' o
Yes Address Bits 0 errors
7.20.7 Did an error occur?
a) No
Yes Address Bits 0 errors
," " ' SIZE CODE IDENT NO D. riNO.
Governrent Electronics Division A 94990 12-P13721D
S . 801 E. f.kDOWELL ROAD -
TTert PTl r' Ar-tr*r jr-r .
S/N _Date of Test
Tested By
Limit
b) No
Yes Address Bits 0 error
c) No
Yes Address Bits 0 error
7.11 NON-VOLATILITY TEST
7.11.7 Did an error occur?
7.11.9 No
Yes Address Bits 0 erroi
7.12 MEMORY SELECT TEST
7.12.3 Address (Octal) 0000
7.12.4 Address 0001 (Octal) 0000
6010 - (Octal) 0000
0011 (Octal) 0000
0100 (Octal) 0000
0101 (Octal) 0000
0110 (Octal) 0000
0111 - (Octal) o 0000
1000 (Octal) 0000
1001 (Octal) 0000
1010 (Octal) 0000
i , |f SIZE CODE I D1 T li0. D'.:G O.
l. ~.D0W.LL ROAD - -
- r r
.° 
-,
S/N ' _Date of Test _ _
Tested By
Limitsi
Address 1011 (Octal) 0000"
1100 (Octal) ' 0000
1101 (Octal) 
. 0000
1110 (Octal) . i 0000
7.12.6 Did an error occur?
No
Yes Address Bits 0 errors
7.13 WORST CASE PATTERN TEST
7.13.2 Did an error occur? 
-
No .
Yes Address Bits • 0 errors:
7.13.3 Did an error occur?
No
Yes Address Bits 0 errors
-,, ; / s!.. " ' E- COL'E I)ElI" !O. DIG rO.
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S/N Date of Test
Tested By
Limits
7.13.4 a) Did an error occur?
No
Yes Address Bit 0 errors
b) Did an error occur?
No
Yes Address Bit 0 errors
" P , S0ZL CODE IL'KIT tO. N'O 0.
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APPENDIX II
STACK TEST PROCEDURE
-. *APPLICATION .. REVISIONS
"NEXT ASSEMBLY USED ON LTR I  DESCRIPTION- DATE APPROVED
ASTERISK INDICATES DATA
WHICH IS NONMANDATORY
-FOR INFORMATION ONLY.
IREV
SHEET
EV STATUS. REV 1
OF SHEETS SHEET
FOR ASSOCIATED LISTS SEE
;TERPRET DRAWING IN ACCORDANCE WITH STANDARDS PRESCRIBED BY
F'LESS OTHERWISE SPECIFIED DR BY R. Bryant MOTOROLA INC. 8201 EAST McDOWELL ROAD
ALL DIMENSIONS ARE IN MOTOROLA IN . SCOTTSDALE, ARIZONA 8525
INCHES AND END USE. FOR CHK BY Government Electronics Division
TOLERANCES SEE NOTE MFG PR,' 4339
O INO, ACCEPTANCE TEST PROCEDURE FOR PLATED
~ATERIAL: N WIRE MEMORY STACK 4K x 18
RELEASE (1024 WORD LINES, 72 DIGIT LINES)
NOTICE
APPRO E DATE SIZE CODE IDENT NO. DWG. NO.
R - -73 A 94990 12-P13729D
APPROVED DATE SCALE SHEET 1 OF 13
1. SCOPE
1.1 This test procedure specifies the electrical tests to be per-
formed on all 01-P13707D plated wire memory stacks.
2. APPLICABLE DOCUMENTS
2.1 Drawing No. 69-P07708E, Interconnect Drawing
2.2 Drawing No. 69-P13705D, Interconnect Diagram, Memory
2.3 Drawing No. 01-P13707D, Memory Stack Assembly
2.4 Drawing No. 69-P10930D, Diagram of the Word Drive Test
Adapter Boxes.
2.5 Drawing N . 99-P07707E, Restore Timing.
3. SPECIAL REQUIREMENTS
3.1 Test cables as shown in Figures 1, 2, & 3.
3.2 Stack & Timing Interface Adapters 69-P10930D.
3.3 Four 52 pin to 64 pin adapters, 84-P04070D001.
4. STACK TESTER/ADAPTER BOX/STACK INTERCONNECT
4.1 The interconnections between the EH8500 Stack Tester, the Word
Drive Test Adpater Box and the Word Line Interface Boards are
shown in Interconnect Drawing No. 69-PO7708E. Switches 1-5
are to be set to 4278, switches 6 & 7 to ON. The Sense & Word
Line Interconnections are shown in Figures 4 & 5.
IMOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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5. TEST CONDITIONS
5.1 SENSE TERMINATION
The sense lines are to be terminated by 100 ohm (2 1%)
resistors to ground. The terminating resistors may be mounted
at the input to the sense amplifier.
5.2 STACK RESTORE
The Restore Timing is shown in the Restore Timing Drawing
No. 99-P07707E. The restore pulse width is adjusted, along
with the restore voltage, to recharge the previously selected
first and second level word select lines to +5V at the beginning
of the following cycle.
5.3 CURRENT PULSE WAVEFORMS
The current pulse waveforms (as shown in Figure 6) are to be
set up initially using a current probe (calibrated to + 1% @
40 and 500 ma) to monitor the word and digit currents at the
locations shown in Figure 7. The amplitudes of all currents
are given in Section 5.4.
5.3.1 The overshoot on any current shall be less than 2% of the
specified current amplitude.
5.3.2 The droop on any current shall be less than 2% of the specified
current amplitude.
5.3.3 The overlap and steering for the word and digit currents is
specified in Figure 6.
5.3.4 All times specified a're + 2%, or one nanosecond, whichever
is greater.
OT LA INC. SIZE CODE IDENT NO. DWG NO.
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5.4 CURRENT AMPLITUDES
Current amplitudes are milliamperes, + 1%, as measured at mid-
point of the flat top.
5.4.1 Read Current
Read Current = IWR = 475 ma.
5.4.2 Write Currents
Word Current = 1 = 475 ma.WW
DWDigit Current I 950C -0 -40oC -51  +25°C_+5 5 0 40°C 5
41.0 35.0 48.0
Digit Current IDW2 39.0 33.0 46.0
5.4.3 Disturb Currents
Word Current = I = 525 ma.
Digit Current I o +5 0 +0
DDI +25°C +5 95 C -0 40 C -5
45.5 40.0 53.5
Digit Current I
DD2 48.0 42.0 57.0
5.5 TEMPERATURE TESTING
All electrical tests shal be performed at the three temperatures.
The tests shall be run in the following order.
5.5.1 Test all outputs at 25 + 50 C. Peak amplitude of output shall
be 4.5 millivolts minimum.
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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5.5.2 Interchange connectors on J12 & J1 of the Word Drive
Adapter Box.
5.5.3 Repeat paragraph 5.5.1.
+5
5.5.4 Test all outputs at 95 -0oC. Peak amplitude of all outputs
shall be 4.5 millivolts minimum.
5.5.5 Interchange connectors on J12 & Jl of the Word Drive Adapter
Box.
5.5.6 Repeat paragraph 5.5.4.
+0
5.5.7 Test all outputs at -40 -50 C. Peak amplitude of all outputs
shall be 4.5 millivolts minimum,
5.5.8 Interchange connectors on J12 & J1 of the Word Drive Adapter
Box.
5.5.9 Repeat. paragraph 5.5.7.
5,.6 TEST PATTERN
The test pattern shall be as shown in Figure 8.
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FIGURE : STACK TEST CABLE
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TO CANNON CONNECTOR Jl
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FIGURE..2: STACK TEST CABLE
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FIGURE 3: STACK TEST CABLE
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FLAT S TAC KPACKS
8 o XP3 XP4 XP5 XP6
----- 84PO40 70 D01S84-P407001 84-P040407000
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FIGURE .4
-DIGIT DRVE TEST FIXTURE INTERCONNECT
PLATED WIRE MEMORY STACK
TO 2 ON THE WORD TO J1 ON THE WORD DRIV
DR E ADAPTER BOX & ADAPTER BOX & J5 ON
//
J ON THE WADE TRON. THE WADE TRON.
INTERFACE
BOARD
INTERFACI BD-2 INTERFACE
BOARD BD- BOARD
BD- 3 " ' BD-1
TO J2, ON THE WORD
DRIVE ADAPTER BOX
FIGURE 5 WORD LINE INTERCONNECT
', O . lSIZE CODE IDET NO. 07'iG NO.
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FIGURE 6 Current Waveforms
r. - -- W. DD-
Www
D -
/ f D
Dr  Df
DS = 40 nanoseconds between IW 10% & ID 90% points.
D = Df 80 - nanoseconds, 10% to 90%
Dw = 220 nanoseconds, between 50% points.
DD = 150 naranosaconds, between 50% points.
Wr = 75 +5 nanosedonds, 10% to 90%.
r 
-0
W - 200 + 10 nanoseconds, between 50% points.W
WD = 60 ianoseconds, between 90% points.
Wf 40 nanoseconds 10% to 90%
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) Indicates points at
which currents are to
be monitored on wordt
and digit inputs and I
point at which sense I
output signal is spec-
ified.
' *- FIGURE 7
Current Monitoring 'Points
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NOTES: OF JUMPER WIPRESFROM lb TO . 73
ADDED DIIMENSION FOR MOUN TIhG
1. PARTIAL REFERENCE DESIGNATION ARE SHOWN FOR COMPLETE INSURE THAT SPACERS, BOTH THOSE INSTALLED AND THOSE CONNECTORS
DESIGNATIONS PREFIX WITH 1A1A2. THAT WILL INTERFACE, DO NOT SHORT ON GROUND WIRE ADDED NOTE J
SOLDER JOINT OR PADS PROVIDED FOR GROUND WIRES ON B ADDED NOTE II AND NOTE FA
D 2. REFERENCE NUMBERS ARE FOR INFORMATION ONLY, THE PARTS MOTHERBOARD. IF INTERFERENCE OCCURS PADS AND CALLOUTS
ARE NOT MARKED. SOLDER JOINT MAY BE CUT AWAY TO PROVIDE CLEARANCE,
IF PART OF PAD IS CUT AWAY WHERE A KEEPER GROUNDING ADDED ITEMS ?5 AIJD a . 20DEC
MARK PART NUMBER AND SERIAL NUMBER APRROXIMATELY AS WIRE ITEM 11 AND 14 IS INSTALLED, THE WIRE IS TO BE ADDED NOTES IZ AND 1. 73
SHOWN IN .12 HIGH CHARACTERS OF NORMALGOTHIC TYPE REMOVED.
USING ITEM 12.
4. SOLDER USING ITEM 13. /12 INSTALL RESISTOR, ITEM 25, INSULATING LEADS WITH ITEM
LDER USING ITEM 13 26 AS INDICATED. SOLDER LEAD TO PLATED THRU HOLE AND
A OLAP SOLDER OTHER LEAD AS SHOWN. BOND RESISTOR TOS LEADS ON CONNECTOR ITEM 2, 3 AND 4 SHALL BE LAP BOARD WITH ITEM 14.
SOLDERED TO PRINTED CIRCUIT CONDUCTIVE PATTERN, AND BADWI ITEM
AY BE FIXED WITH ITEM 10. SEE SECTIqN A-A.13. INSTALL RESISTOR, ITEM 25, AS INDICATED. LAP SOLDER
IItALL JUMPER WIRE, ITEM 11, INSULATING WITH ITEM 14 AS LEADS AS SHOWN. BOND RESISTOR TO BOARD WITH ITEM 14.
ID1ICATED. LA#SOLDER ONAREAS INDICATED, SEE VIEWA.
INSERT ITEMS INDICATED WITH REFERENCE LETTERS A THRU H,
rL MB ASND 80 WITH ITEM 10. 1 
8. ASU~uPPUED BY AMP INCORPORATED, HARRISBURG, PA, OR IIENGINEERING APPROVED EQUIVALENT. 25
9. W1E TWO PART NO'S ARE SHOWN PARTS ARE INTERCHANGABLE C DMA EITHER PART VAY BE USED.
REMOVE TUNNEL FIRMING WIRES AND TRIM MATT AS SHOWN, [.03 0
003,0054 006 2 . ... 4 RACES
CONFIClURATION UUI
ALL CONFIGURATIONS 3 UO u
U5 D 4u. T / .,v,..
2 3 9 P16 PLACES
* 000,ooz 00o CONF,URTON
CONFI6URATIONS 7.550
VIEW A
~CALE NONE
6PLACES
TABLE I
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